Electronic Components Datasheet Search
  English  ▼

X  

ADSP-BF607 Datasheet(PDF) 72 Page - Analog Devices

Part # ADSP-BF607
Description  Blackfin Dual Core Embedded Processor
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF607 Datasheet(HTML) 72 Page - Analog Devices

Back Button ADSP-BF607 Datasheet HTML 68Page - Analog Devices ADSP-BF607 Datasheet HTML 69Page - Analog Devices ADSP-BF607 Datasheet HTML 70Page - Analog Devices ADSP-BF607 Datasheet HTML 71Page - Analog Devices ADSP-BF607 Datasheet HTML 72Page - Analog Devices ADSP-BF607 Datasheet HTML 73Page - Analog Devices ADSP-BF607 Datasheet HTML 74Page - Analog Devices ADSP-BF607 Datasheet HTML 75Page - Analog Devices ADSP-BF607 Datasheet HTML 76Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 112 page
background image
Rev. 0
|
Page 72 of 112
|
June 2013
ADSP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609
Enhanced Parallel Peripheral Interface Timing
Table 42 and Figure 25 on Page 72, Figure 27 on Page 74,
Figure 26 on Page 73, and Figure 28 on Page 74 describe
enhanced parallel peripheral interface timing operations.
Table 42. Enhanced Parallel Peripheral Interface—Internal Clock
VDD_EXT
1.8V Nominal
VDD_EXT
3.3V Nominal
Parameter
Min
Max
Min
Max
Unit
Timing Requirements
tSFSPI
External Frame Sync Setup Before EPPI_
CLK
7.9
6.5
ns
tHFSPI
External Frame Sync Hold After EPPI_CLK 0
0
ns
tSDRPI
Receive Data Setup Before EPPI_CLK
7.9
6.5
ns
tHDRPI
Receive Data Hold After EPPI_CLK
0
0
ns
Switching Characteristics
tPCLKW
EPPI_CLK Width for Data Transmit, FS
External Data/FS Transmit1
[0.5 × tSCLK0 – 1.5] or [4.5]
[0.5 × tSCLK0 – 1.5] or [4.5]
ns
EPPI_CLK Width for Data Transmit, FS
Internal Data/FS Receive1
[0.5 × tSCLK0 – 1.5] or [6.5]
[0.5 × tSCLK0 – 1.5] or [6.5]
ns
tPCLK
EPPI_CLK Period for Data Receive, FS
External Data/FS Transmit1
[tSCLK0 – 1.5] or [12]
[tSCLK0 – 1.5] or [12]
ns
EPPI_CLK Period for Data Receive, FS
Internal Data/FS Receive
1
[tSCLK0 – 1.5] or [16]
[tSCLK0 – 1.5] or [16]
ns
tDFSPI
Internal Frame Sync Delay After EPPI_CLK
3.5
3.5
ns
tHOFSPI
Internal Frame Sync Hold After EPPI_CLK –0.5
–0.5
ns
tDDTPI
Transmit Data Delay After EPPI_CLK
3.5
3.5
ns
tHDTPI
Transmit Data Hold After EPPI_CLK
–0.5
–0.5
ns
tSFS3GE
External FS3 Input Setup Before EPPI_CLK
Fall Edge in Clock Gating Mode
15.4
14
ns
1 Whichever is greater.
Figure 25. PPI GP Receive Mode with Internal Frame Sync Timing
tHDRPI
tSDRPI
tHOFSPI
FRAME SYNC
DRIVEN
DATA
SAMPLED
tDFSPI
tPCLK
tPCLKW
EPPI_D00-23
EPPI_CLK
EPPI_FS1/2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com