Electronic Components Datasheet Search
  English  ▼

X  

ADSP-BF607 Datasheet(PDF) 98 Page - Analog Devices

Part # ADSP-BF607
Description  Blackfin Dual Core Embedded Processor
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF607 Datasheet(HTML) 98 Page - Analog Devices

Back Button ADSP-BF607 Datasheet HTML 94Page - Analog Devices ADSP-BF607 Datasheet HTML 95Page - Analog Devices ADSP-BF607 Datasheet HTML 96Page - Analog Devices ADSP-BF607 Datasheet HTML 97Page - Analog Devices ADSP-BF607 Datasheet HTML 98Page - Analog Devices ADSP-BF607 Datasheet HTML 99Page - Analog Devices ADSP-BF607 Datasheet HTML 100Page - Analog Devices ADSP-BF607 Datasheet HTML 101Page - Analog Devices ADSP-BF607 Datasheet HTML 102Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 112 page
background image
Rev. 0
|
Page 98 of 112
|
June 2013
ADSP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609
JTAG Test And Emulation Port Timing
Table 67 and Figure 53 describe JTAG port operations.
Table 67. JTAG Port Timing
Parameter
VDD_EXT
1.8V Nominal
VDD_EXT
3.3V Nominal
Min
Max
Min
Max
Unit
Timing Requirements
tTCK
JTG_TCK Period
20
20
ns
tSTAP
JTG_TDI, JTG_TMS Setup Before JTG_TCK High
4
4
ns
tHTAP
JTG_TDI, JTG_TMS Hold After JTG_TCK High
4
4
ns
tSSYS
System Inputs Setup Before JTG_TCK High1
12
12
ns
tHSYS
System Inputs Hold After JTG_TCK High
1
5
5
ns
tTRSTW
JTG_TRST Pulse Width (measured in JTG_TCK cycles)2
44TCK
Switching Characteristics
tDTDO
JTG_TDO Delay from JTG_TCK Low
18
13.5
ns
tDSYS
System Outputs Delay After JTG_TCK Low
3
22
17
ns
1 System Inputs = DMC0_DQ00–15, DMC0_LDQS, DMC0_LDQS, DMC0_UDQS, DMC0_UDQS, PA_15–0, PB_15–0, PC_15–0, PD_15–0, PE_15–0, PF_15–0, PG_15–0,
SMC0_ARDY_NORWT, SMC0_BR, SMC0_D15–0, SYS_BMODE0–2, SYS_HWRST, SYS_FAULT, SYS_FAULT, SYS_NMI_RESOUT, SYS_PWRGD, TWI0_SCL, TWI0_
SDA, TWI1_SCL, TWI1_SDA.
2 50 MHz Maximum.
3 System Outputs = DMC0_A00–13, DMC0_BA0–2, DMC0_CAS, DMC0_CK, DMC0_CK, DMC0_CKE, DMC0_CS0, DMC0_DQ00–15, DMC0_LDM, DMC0_LDQS,
DMC0_LDQS, DMC0_ODT, DMC0_RAS, DMC0_UDM, DMC0_UDQS, DMC0_UDQS, DMC0_WE, JTG_EMU, PA_15–0, PB_15–0, PC_15–0, PD_15–0, PE_15–0, PF_
15–0, PG_15–0, SMC0_AMS0, SMC0_AOE_NORDV, SMC0_ARE, SMC0_AWE, SMC0_A01, SMC0_A02, SMC0_D15–0, SYS_CLKOUT, SYS_FAULT, SYS_FAULT,
SYS_NMI_RESOUT, TWI0_SCL, TWI0_SDA, TWI1_SCL, TWI1_SDA.
Figure 53. JTAG Port Timing
JTG_TCK
JTG_TMS
JTG_TDI
JTG_TDO
SYSTEM
INPUTS
SYSTEM
OUTPUTS
tTCK
tSTAP
tHTAP
tDTDO
tSSYS
tHSYS
tDSYS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com