Electronic Components Datasheet Search
  English  ▼

X  

ADSP-BF607 Datasheet(PDF) 89 Page - Analog Devices

Part # ADSP-BF607
Description  Blackfin Dual Core Embedded Processor
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF607 Datasheet(HTML) 89 Page - Analog Devices

Back Button ADSP-BF607 Datasheet HTML 85Page - Analog Devices ADSP-BF607 Datasheet HTML 86Page - Analog Devices ADSP-BF607 Datasheet HTML 87Page - Analog Devices ADSP-BF607 Datasheet HTML 88Page - Analog Devices ADSP-BF607 Datasheet HTML 89Page - Analog Devices ADSP-BF607 Datasheet HTML 90Page - Analog Devices ADSP-BF607 Datasheet HTML 91Page - Analog Devices ADSP-BF607 Datasheet HTML 92Page - Analog Devices ADSP-BF607 Datasheet HTML 93Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 112 page
background image
Rev. 0
|
Page 89 of 112
|
June 2013
ADSP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609
Serial Peripheral Interface (SPI) Port—SPI_RDY Timing
Table 56. SPI Port—SPI_RDY Timing
VDD_EXT
1.8 V/3.3 V Nominal
Parameter
Min
Max
Unit
Timing Requirements
tSRDYSCKM0 Minimum Setup Time for SPI_RDY De-assertion in Master
Mode Before Last SPI_CLK Edge of Valid Data Transfer to
Block Subsequent Transfer with CPHA = 0
(2.5 + 1.5 × BAUD
1) × t
SCLK1 +
17.5
ns
tSRDYSCKM1 Minimum Setup Time for SPI_RDY De-assertion in Master
Mode Before Last SPI_CLK Edge of Valid Data Transfer to
Block Subsequent Transfer with CPHA = 1
(1.5 × BAUD1) × tSCLK1 + 17.5
ns
Switching Characteristic
tSRDYSCKM
Time Between Assertion of SPI_RDY by Slave and First Edge
of SPI_CLK for New SPI Transfer with CPHA = 0 and BAUD = 0
(STOP, LEAD, LAG = 0)
3 × tSCLK1
4 × tSCLK1 + 17.5
ns
Time Between Assertion of SPI_RDY by Slave and First Edge
of SPI_CLK for New SPI Transfer with CPHA = 0 and BAUD ≥ 1
(STOP, LEAD, LAG = 0)
(4 + 1.5 × BAUD
1) × t
SCLK1
(5 + 1.5 × BAUD
1) × t
SCLK1 +
17.5
ns
Time Between Assertion of SPI_RDY by Slave and First Edge
of SPI_CLK for New SPI Transfer with CPHA = 1 (STOP, LEAD,
LAG = 0)
(3 + 0.5 × BAUD1) × tSCLK1
(4 + 0.5 × BAUD1) × tSCLK1 +
17.5
ns
1 BAUD value set using the SPI_CLK.BAUD bits.
Figure 41. SPI_RDY Setup Before SPI_CLK with CPHA = 0
Figure 42. SPI_RDY Setup Before SPI_CLK with CPHA = 1
SPI_CLK
(CPOL = 0)
SPI_CLK
(CPOL = 1)
tSRDYSCKM0
SPI_RDY
SPI_CLK
(CPOL = 0)
SPI_CLK
(CPOL = 1)
tSRDYSCKM1
SPI_RDY



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com