AM8530 datasheet(121/194 Pages) AMD

121 / 194 page

AMD

6–11

D7 D6 D5 D4 D3 D2 D1 D0

Rx 5 Bits/Character

Rx 7 Bits/Character

Rx Enable

SYNC Character Load Inhibit

Address Search Mode (SDLC)

Rx CRC Enable

Enter Hunt Enable

Auto Enables

Rx 6 Bits/Character

Rx 8 Bits/Character

Figure 6–4. Write Register 3

Bit 2: Address Search Mode (SDLC)

Setting this bit in SDLC mode causes messages with addresses not matching the ad-

dress programmed in WR6 to be rejected. No receiver interrupts can occur in this mode

unless there is an address match. The address that the SCC attempts to match can be

unique (1 in 256) or multiple (16 in 256), depending on the state of Sync Character Load

Inhibit bit. The Address Search mode bit is ignored in all modes except SDLC.

Bit 1: SYNC Character Load Inhibit

If this bit is set to ‘1’ in any synchronous mode except SDLC, the SCC compares the byte

in WR6 with the byte about to be stored in the FIFO, and it inhibits this load if the bytes

are equal. The SCC does not calculate the CRC on bytes stripped from the data stream

in this manner. If the 6-bit sync option is selected while in Monosync mode, the compare

is still across eight bits, so WR6 must be programmed for proper operation.

If the 6-bit sync option is selected with this bit set to ‘1’, all sync characters except the one

immediately preceding the data are stripped from the message. If the 6-bit sync option is

selected while in the Bisync mode, this bit is ignored.

The address recognition logic of the receiver is modified in SDLC mode if this bit is set to

“1;” i.e., only the four most significant bits of WR6 must match the receiver address. This

procedure allows the SCC to receive frames from up to 16 separate sources without pro-

gramming WR6 for each source (if each station address has the four most significant bits

in common). The address field in the frame is still eight bits long.

This bit is ignored in SDLC mode if Address Search mode has not been selected.

Bit 0: Receiver Enable

When this bit is set to ‘1’, receiver operation begins. This bit should be set only after all

other receiver parameters are established and the receiver is completely initialized. This

bit is reset by a channel or hardware reset command, and it disables the receiver.

6.2.5

Write Register 4 (Transmit/Receiver Miscellaneous

Parameters and Modes)

WR4 contains the control bits for both the receiver and the transmitter. These bits should

be set in the transmit and receiver initialization routine before issuing the contents of

WR1, WR3, WR6, and WR7. Bit positions for WR4 are shown in Figure 6–5. This register

is readable by executing a read to RR4 when D0 of WR15 and D6 of WR7 are set to ‘1’.

AM8530 Datasheet(PDF) 121 Page - Advanced Micro Devices

AM8530 Datasheet(HTML) 121 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL