| Electronic Components Datasheet Search |
|
AM8530 Datasheet(PDF) 124 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM8530 Datasheet(HTML) 124 Page - Advanced Micro Devices |
|
124 / 194 page ![]() Register Description AMD 6–14 D7 D6 D5 D4 D3 D2 D1 D0 Tx CRC Enable RTS SDLC/CRC-16 Send Break 00 01 10 11 Tx 5 Bits (or less)/Character Tx 7 Bits/Character Tx 6 Bits/Character Tx 8 Bits/Character Tx Enable DTR Figure 6–6. Write Register 5 Bit 7: Data Terminal Ready This is the control bit for the DTR/REQ pin while the pin is in the DTR mode (selected in WR14). When set, DTR is Low; when reset, DTR is High. This bit is ignored when DTR/ REQ is programmed to act as a Request pin. This bit is reset by a channel or hardware reset. Bits 6 and 5: TX Bits/Character 1 and 0 These bits control the number of bits in each byte transferred to the transmit buffer. Bits sent must be right justified with least significant bits first. The Five Or Less mode allows transmission of one to five bits per character; however, the CPU should format the data character as shown below in Table 6–3. In the Six or Seven Bits/Character modes, unused data bits are ignored. Bit 4: Send Break When set, this bit forces the TxD output to send continuous ‘0’s beginning with the follow- ing transmit clock, regardless of any data being transmitted at the time. This bit functions whether or not the transmitter is enabled. When reset, TxD continues to send the con- tents of the Transmit Shift register, which might be syncs, data, or all ‘1’s. If this bit is set while in the X21 mode (Monosync and Loop mode selected) and character synchroniza- tion is achieved in the receiver, this bit is automatically reset and the transmitter begins sending syncs or data. This bit can also be reset by a channel or hardware reset. Table 6–3. Transmit Bits/Character D6 D5 Character Length 0 0 5 or less bits/character 0 1 7 bits/character 1 0 6 bits/character 1 1 8 bits/character D7 D6 D5 D4 D3 D2 D1 D0 Transmitter 1111000 D0 Sends one data bit 111000 D1 D0 Sends two data bits 11000 D2 D1 D0 Sends three data bits 1000 D3 D2 D1 D0 Sends four data bits 000 D4 D3 D2 D1 D0 Sends five data bits |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |