Electronic Components Datasheet Search
  English  ▼

X  

UM0434 Datasheet(PDF) 242 Page - STMicroelectronics

Part # UM0434
Description  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 Datasheet(HTML) 242 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 238Page - STMicroelectronics UM0434 Datasheet HTML 239Page - STMicroelectronics UM0434 Datasheet HTML 240Page - STMicroelectronics UM0434 Datasheet HTML 241Page - STMicroelectronics UM0434 Datasheet HTML 242Page - STMicroelectronics UM0434 Datasheet HTML 243Page - STMicroelectronics UM0434 Datasheet HTML 244Page - STMicroelectronics UM0434 Datasheet HTML 245Page - STMicroelectronics UM0434 Datasheet HTML 246Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 242 / 390 page
background image
UM0434
External core complex interfaces
243/391
Table 168 describes signals for the address and data buses. These outputs provide the address for a bus
transfer. According to the AHB definition,
p_haddr31 is the msb and p_haddr0 is the lsb.
j_trst_b
I
JTAG/OnCE reset (IEEE 1149.1 JTAG specification TRST).
State
Meaning
Asynchronous reset with a short assertion time requirement. It is ORed with the
m_por function, and the resulting signal clears the OnCE TAP controller and
associated registers and the OnCE state machine.
Table 167.
Descriptions of signals related to reset (continued)
Signal
I/O
Signal description
Table 168.
Descriptions of signals for the address and data buses
Signal
I/O
Signal description
p_[d,i]_haddr[31:0]
O
Address bus. Provides the address for a bus transfer. According to the AHB definition,
p_[d,i]_haddr[31] is the msb and p_[d,i]_haddr[0] is the lsb.
p_[d,i]_hrdata[63:0]
I
Read data bus. Provides data to the core on read transfers. The read data bus can
transfer 8, 16, 24, 32, or 64 bits per transfer. According to the AHB definition,
p_[d,i]_hrdata63 is the msb and p_[d,i]_hrdata0 is the lsb.
Memory Byte AddressWired to
p_[d,i]_hrdata Bits
0007:0
00115:8
01023:16
01131:24
10039:32
10147:40
11055:48
11163:56
p_d_hwdata[63:0]
O
Write data bus. Transfers data from the core on write transfers. The write data bus can
transfer 8, 16, 24, 32, or 64 bits of data per bus transfer. According to the AHB definition,
p_d_hwdata[63] is the msb and p_d_hwdata[0] is the lsb.
Memory Byte AddressWired to
p_d_hwdata Bits
0007:0
00115:8
01023:16
01131:24
10039:32
10147:40
11055:48
11163:56



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com