| Electronic Components Datasheet Search |
|
UM0434 Datasheet(PDF) 270 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UM0434 Datasheet(HTML) 270 Page - STMicroelectronics |
|
270 / 390 page ![]() UM0434 External core complex interfaces 271/391 Read and write transfers Figure 37 shows a sequence of read and write cycles. Figure 37. Single-Cycle reads, Single-Cycle write, full pipelining The first read request (addrx) is taken at the end of cycle C1 because the bus is idle. The second read request (addry) is taken at the end of C2 because a ready/OKAY response is asserted during C2 for the first read access (addrx). During C3, a request is generated for a write to addry which is taken at the end of C3 because the second access is terminating. Data for the addrz write cycle is driven in C4, the cycle after the access is taken, and a ready/OKAY response is signaled to complete the write cycle to addrz. nonseq nonseq nonseq idle addr x addr y addr z single single single data x data y data z okay okay okay okay 12 3 4 5 m_clk p_htrans p_addr,p_hprot p_hsize, p_hbstrb, etc p_hburst p_hunalign p_hwrite p_hrdata p_hwdata p_hready p_hresp |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |