| Electronic Components Datasheet Search |
|
UM0434 Datasheet(PDF) 292 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UM0434 Datasheet(HTML) 292 Page - STMicroelectronics |
|
292 / 390 page ![]() UM0434 Power management 293/391 Figure 64 is a power management state diagram. Figure 64. Power management state diagram 10.1.1 Power management signals Table 191 summarizes power management signals. More detailed information is provided in Chapter 9.5.5: Power management on page 289.” Halted Power-Down ~ p_stop & p_halt p_stop ~ p_halt & ~p_stop p_halt | p_stop ~ p_stop p_stop Active ~ p_halt & ~p_stop ( p_stopped asserted) ( p_halted asserted) Table 192. Descriptions of timer facility and power management signals Signal I/O Signal description p_halt I Processor halt request. The active-high p_halt input requests that the core enter the halted state. p_halted O Processor halted. The active-high p_halted output indicates that the core entered the halted state. p_stop I Processor stop request. The active-high p_stop input requests that the core enter the stopped state. p_stopped O Processor stopped. The active-high p_stopped output indicates that the core entered stopped state. p_doze p_nap p_sleep O Low-power mode. These signals are asserted by the core to reflect the settings of the HID0[DOZE], HID0[NAP], and HID0[SLEEP] control bits when MSR[WE] is set. The core can be placed in a low-power state by forcing m_clk to a quiescent state, and brought out of low-power state by re-enabling m_clk. The time base facilities may be separately enabled or disabled using combinations of the timer facility control signals. p_wakeup O Wakeup. Used by external logic to remove the core and system logic from a low- power state. It can also indicate to the system clock controller that m_clk should be re-enabled for debug purposes. p_wakeup (or other system state) should be monitored to determine when to release the core (and system if applicable) from a low-power state. p_tbdisable I Timer disable. Used to disable the internal time base and decrementer counters. This signal can be used to freeze the state of the time base and decrementer during low power or debug operation. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |