Electronic Components Datasheet Search
  English  ▼

X  

AN4650 Datasheet(PDF) 90 Page - STMicroelectronics

Part # AN4650
Description  This document is intended to provide usage information
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4650 Datasheet(HTML) 90 Page - STMicroelectronics

Back Button AN4650 Datasheet HTML 86Page - STMicroelectronics AN4650 Datasheet HTML 87Page - STMicroelectronics AN4650 Datasheet HTML 88Page - STMicroelectronics AN4650 Datasheet HTML 89Page - STMicroelectronics AN4650 Datasheet HTML 90Page - STMicroelectronics AN4650 Datasheet HTML 91Page - STMicroelectronics AN4650 Datasheet HTML 92Page - STMicroelectronics AN4650 Datasheet HTML 93Page - STMicroelectronics AN4650 Datasheet HTML 94Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 102 page
background image
First-in first-out (FIFO) buffer
AN4650
90/102
DocID027415 Rev 1
8.5.2
Example 2
Supposing the FIFO is storing data from the gyroscope and accelerometer at different
ODRs:
Gyroscope ODR = 208 Hz, Accelerometer ODR = 104 Hz.
If the internal trigger (accelerometer/gyroscope data-ready) is used, it’s recommended to set
the ODR_FIFO_[3:0] bits of the FIFO_CTRL5 register to 0101b in order to set the FIFO
trigger ODR to 208 Hz.
The DEC_FIFO_GYRO[2:0] field of theFIFO_CTRL3 register has to be set to 001b (no
decimation applied to gyroscope data) and the DEC_FIFO_XL[2:0] field has to be set to
010b (decimation with factor 2 applied to accelerometer data).
Since the gyroscope ODR is twice the accelerometer ODR, the following data pattern is
repeated every 9 samples (each sample is represented as 16-bit data):
Gx Gy Gz XLx XLy XLz Gx Gy Gz
The FIFO_PATTERN_[9:0] bits will contain a number from 0 to 8, as shown in Table 72.
Table 71. Example 1: FIFO_PATTERN_[9:0] bits and next reading
Time
FIFO_PATTERN_[9:0]
Next reading from FIFO output registers
t0
0
Gx
t0
1
Gy
t0
2
Gz
t0
3
XLx
t0
4
XLy
t0
5
XLz
Table 72. Example 2: FIFO_PATTERN_[9:0] bits and next reading
Time
FIFO_PATTERN_[9:0]
Next reading from FIFO
output registers
t0
0
Gx
t0
1
Gy
t0
2
Gz
t0
3
XLx
t0
4
XLy
t0
5
XLz
t1
6
Gx
t1
7
Gy
t1
8
Gz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com