Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 349 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 349 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 345Page - Infineon Technologies AG PEB2256HT Datasheet HTML 346Page - Infineon Technologies AG PEB2256HT Datasheet HTML 347Page - Infineon Technologies AG PEB2256HT Datasheet HTML 348Page - Infineon Technologies AG PEB2256HT Datasheet HTML 349Page - Infineon Technologies AG PEB2256HT Datasheet HTML 350Page - Infineon Technologies AG PEB2256HT Datasheet HTML 351Page - Infineon Technologies AG PEB2256HT Datasheet HTML 352Page - Infineon Technologies AG PEB2256HT Datasheet HTML 353Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 349 / 490 page
background image
FALC56 V1.2
PEB 2256
T1/J1 Registers
Data Sheet
349
2002-08-27
Framer Mode Register 2 (Read/Write)
Value after reset: 00
H
MCSP
Multiple Candidates Synchronization Procedure
SSP
Select Synchronization/Resynchronization Procedure
Together with bit FMR2.SSP the synchronization mode of the receive
framer is defined:
MCSP/SSP:
00 = F12/F72 format:
Specified number of errors in both FT framing and FS framing lead to
loss of sync (FRS0.LFA is set). In the case of FS-bit framing errors,
bit FRS0.LMFA is set additionally. A complete new synchronization
procedure is initiated to regain pulseframe alignment and then
multiframe alignment.
F24:
normal operation: synchronization is achieved only on verification the
framing pattern.
01 = F12/F72:
Specified number of errors in FT framing has the same effect as
above. Specified number of errors in FS framing only initiates a new
search for multiframe alignment without influencing pulseframe
synchronous state (FRS0.LMFA is set).
F24:
Synchronous state is reached when three consecutive multiframe
pattern are correctly found independent of the occurrence of CRC6
errors.
10 = F12/F24:
A one enables a synchronization mode which is able to choose
multiple framing pattern candidates step by step. I.e. if in synchronous
state the CRC error counter indicates that the synchronization might
have been based on an alias framing pattern, setting of FMR0.FRS
leads to synchronization on the next candidate available. However,
only the previously assumed candidate is discarded in the internal
framing pattern memory. The latter procedure can be repeated until
the framer locks on the right pattern (no extensive CRC errors).
Therefore bit FMR1.CRC must be set.
70
FMR2
MCSP
SSP
DAIS
SAIS
PLB
AXRA
EXZE
(1E)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com