Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 411 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 411 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 407Page - Infineon Technologies AG PEB2256HT Datasheet HTML 408Page - Infineon Technologies AG PEB2256HT Datasheet HTML 409Page - Infineon Technologies AG PEB2256HT Datasheet HTML 410Page - Infineon Technologies AG PEB2256HT Datasheet HTML 411Page - Infineon Technologies AG PEB2256HT Datasheet HTML 412Page - Infineon Technologies AG PEB2256HT Datasheet HTML 413Page - Infineon Technologies AG PEB2256HT Datasheet HTML 414Page - Infineon Technologies AG PEB2256HT Datasheet HTML 415Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 411 / 490 page
background image
FALC56 V1.2
PEB 2256
T1/J1 Registers
Data Sheet
411
2002-08-27
Framer Receive Status Register 0 (Read)
LOS
Loss-of-Signal (Red Alarm)
Detection:
This bit is set when the incoming signal has “no transitions“ (analog
interface) or logical zeros (digital interface) in a time interval of T
consecutive pulses, where T is programmable by PCD register:
Total account of consecutive pulses: 16 < T < 4096.
Analog interface: The receive signal level where “no transition” is
declared is defined by the programmed value of LIM1.RIL(2:0).
Recovery:
Analog interface: The bit is reset in short-haul mode when the
incoming signal has transitions with signal levels greater than the
programmed receive input level (LIM1.RIL(2:0)) for at least M pulse
periods defined by register PCR in the PCD time interval. In long-haul
mode additionally bit RES.6 must be set for at least 250 µs.
Digital interface: The bit is reset when the incoming data stream
contains at least M ones defined by register PCR in the PCD time
interval.
With the rising edge of this bit an interrupt status bit (ISR2.LOS) is set.
For additionally recovery conditions refer also to register LIM2.LOS1.
The bit is set during alarm simulation and reset if FRS2.ESC = 0, 3,
4, 6,7 and no alarm condition exists.
AIS
Alarm Indication Signal (Blue Alarm)
This bit is set when the conditions defined by bit FMR4.AIS3 are
detected. The flag stays active for at least one multiframe.
With the rising edge of this bit an interrupt status bit (ISR2.AIS) is set.
It is reset with the beginning of the next following multiframe if no
alarm condition is detected.
The bit is set during alarm simulation and reset if FRS2.ESC = 0, 3,
4, 7 and no alarm condition exists.
70
FRS0
LOS
AIS
LFA
RRA
LMFA
FSRF
(4C)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com