Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 433 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 433 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 429Page - Infineon Technologies AG PEB2256HT Datasheet HTML 430Page - Infineon Technologies AG PEB2256HT Datasheet HTML 431Page - Infineon Technologies AG PEB2256HT Datasheet HTML 432Page - Infineon Technologies AG PEB2256HT Datasheet HTML 433Page - Infineon Technologies AG PEB2256HT Datasheet HTML 434Page - Infineon Technologies AG PEB2256HT Datasheet HTML 435Page - Infineon Technologies AG PEB2256HT Datasheet HTML 436Page - Infineon Technologies AG PEB2256HT Datasheet HTML 437Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 433 / 490 page
background image
FALC56 V1.2
PEB 2256
T1/J1 Registers
Data Sheet
433
2002-08-27
Interrupt Status Register 3 (Read)
All bits are reset when ISR3 is read.
If bit GCR.VIS is set, interrupt statuses in ISR3 are flagged although they are masked by
register IMR3. However, these masked interrupt statuses neither generate a signal on
INT, nor are visible in register GIS.
ES
Errored Second
This bit is set if at least one enabled interrupt source by ESM is set
during the time interval of one second. Interrupt sources of ESM
register:
LFA
= Loss of frame alignment detected
FER = Framing error received
CER = CRC error received
AIS
= Alarm indication signal (blue alarm)
LOS = Loss-of-signal (red alarm)
CVE = Code violation detected
SLIP = Transmit slip or receive slip positive/negative detected
SEC
Second Timer
The internal one-second timer has expired. The timer is derived from
clock RCLK.
LLBSC
Line Loop-Back Status Change/PRBS Status Change
Depending on bit LCR1.EPRM the source of this interrupt status
changed:
LCR1.EPRM = 0: This bit is set, if the LLB activate signal or the LLB
deactivate signal is detected over a period of 33,16 ms with a bit error
rate less than 10
-2.
The LLBSC bit is also set, if the current detection status is left, i.e., if
the bit error rate exceeds 10
-2.
The actual detection status can be read from the FRS1.LLBAD and
FRS1.LLBDD, respectively.
PRBS Status Change
LCR1.EPRM = 1: With any change of state of the PRBS synchronizer
this bit is set. The current status of the PRBS synchronizer is
indicated in FRS1.LLBAD.
70
ISR3
ES
SEC
LLBSC
RSN
RSP
(6B)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com