Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 156 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 156 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 152Page - Infineon Technologies AG PEB2256HT Datasheet HTML 153Page - Infineon Technologies AG PEB2256HT Datasheet HTML 154Page - Infineon Technologies AG PEB2256HT Datasheet HTML 155Page - Infineon Technologies AG PEB2256HT Datasheet HTML 156Page - Infineon Technologies AG PEB2256HT Datasheet HTML 157Page - Infineon Technologies AG PEB2256HT Datasheet HTML 158Page - Infineon Technologies AG PEB2256HT Datasheet HTML 159Page - Infineon Technologies AG PEB2256HT Datasheet HTML 160Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 490 page
background image
FALC56 V1.2
PEB 2256
Functional Description T1/J1
Data Sheet
156
2002-08-27
same high frequency clock as the receive jitter attenuator. It synchronizes either to the
working clock of the transmit backplane interface or the clock provided on pin TCLK or
the receive clock RCLK (remote loop/loop-timed). The DCO-X attenuates the incoming
jitter starting at 6 Hz with 20 dB per decade fall-off. With the jitter attenuated clock, which
is directly depending on the phase difference of the incoming clock and the jitter
attenuated clock, data is read from the transmit elastic buffer (2 frames) or from the JATT
buffer (2 frames, remote loop). Wander with a jitter frequency below 6 Hz is passed
transparently.
The DCO-X accepts gapped clocks which are used in ATM or SDH/SONET applications.
The jitter attenuated clock is output on pin XCLK or optionally on pin CLK2.
In case of missing clock on pin SCLKX the DCO-X centers automatically, if selected by
bit CMR2.DCOXC = 1.
The transmit jitter attenuator can be disabled. In that case data is read from the transmit
elastic buffer with the clock sourced on pin TCLK (1.544 or 6.176 MHz). Synchronization
between SCLKX and TCLK has to be done externally.
In the loop-timed clock configuration (LIM2.ELT) the DCO-X circuitry generates a
transmit clock which is frequency synchronized on RCLK. In this configuration the
transmit elastic buffer has to be enabled.
Figure 51
Clocking in Remote Loop Configuration (T1/J1)
ITS10299
Equalizer
DPLL
RL1/2
RDIP/N
ROID
DRS
Line
Decoder
Receive
JATT
Buffer
RCLK
Pulse
Shaper
Driver
Line
DRS
XL1/2
XOID
XDOP/N
Line
Encoder
Data
Data
Transmit
Jitter
Attenuator
Transmit
Clock
Unit
MCLK
RCLK
RCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com