PEB2256HT datasheet(224/490 Pages) INFINEON

224 / 490 page

FALC56 V1.2

PEB 2256

E1 Registers

Data Sheet

224

2002-08-27

Common Configuration Register 2 (Read/Write)

Value after reset: 00

Note: Unused bits have to be cleared.

RADD

Receive Address Pushed to RFIFO - HDLC Channel 1

If this bit is set, the received HDLC address information (1 or 2 bytes,

depending on the address mode selected by MODE.MDS0) is pushed

to RFIFO. This function is applicable in non-auto mode and

transparent mode 1.

RADD must be set, if SS7 mode is selected.

RCRC

Receive CRC on/off - HDLC Channel 1

Only applicable in non-auto mode.

If this bit is set, the received CRC checksum is written to RFIFO

(CRC-ITU-T: 2 bytes). The checksum, consisting of the 2 last bytes in

the received frame, is followed by the status information byte

(contents of register RSIS). The received CRC checksum is

additionally checked for correctness. If non-auto mode is selected,

the limits for “valid frame” check are modified (refer to RSIS.VFR).

XCRC

Transmit CRC on/off - HDLC Channel 1

If this bit is set, the CRC checksum is not generated internally. It has

to be written to the transmit FIFO as the last two bytes. The

transmitted frame is closed automatically with a closing flag.

Note: The FALC56 does not check whether the length of the frame,

i.e. the number of bytes to be transmitted makes sense or not.

CCR2

RADD

RCRC

XCRC

(0A)

PEB2256HT Datasheet(PDF) 224 Page - Infineon Technologies AG