Electronic Components Datasheet Search
  English  ▼

X  

GS1671 Datasheet(PDF) 121 Page - Semtech Corporation

Part # GS1671
Description  HD/SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with SMPTE Audio and Video Processing
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS1671 Datasheet(HTML) 121 Page - Semtech Corporation

Back Button GS1671 Datasheet HTML 117Page - Semtech Corporation GS1671 Datasheet HTML 118Page - Semtech Corporation GS1671 Datasheet HTML 119Page - Semtech Corporation GS1671 Datasheet HTML 120Page - Semtech Corporation GS1671 Datasheet HTML 121Page - Semtech Corporation GS1671 Datasheet HTML 122Page - Semtech Corporation GS1671 Datasheet HTML 123Page - Semtech Corporation GS1671 Datasheet HTML 124Page - Semtech Corporation GS1671 Datasheet HTML 125Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 130 page
background image
GS1671 HD/SD SDI Integrated Receiver
Data Sheet
53737 - 2
September 2012
121 of 130
Legend:
R = Read only
ROCW = Read Only, Clear on Write
R/W = Read or Write
W = Write only
4.21 JTAG Test Operation
When the JTAG/HOST pin of the GS1671 is set HIGH, the host interface port is
configured for JTAG test operation. In this mode, pins E7, F8, F7, and E8 become TDO,
TCK, TMS, and TDI. In addition, the RESET_TRST pin operates as the test reset pin.
Boundary scan testing using the JTAG interface is enabled in this mode.
There are two ways in which JTAG can be used:
1. As a stand-alone JTAG interface to be used at in-circuit ATE (Automatic Test
Equipment) during PCB assembly.
2. Under control of a host processor for applications such as system power on self
tests.
When the JTAG tests are applied by ATE, care must be taken to disable any other devices
driving the digital I/O pins. If the tests are to be applied only at ATE, this can be
295h
ACSR_BYTE_21
RSVD
15-8
Reserved.
R/W
0
ACSR21
7-0
Audio channel status to use when
ACS_REGEN is set or when adding
audio channel status to
non-AES/EBU audio. 8 bits per
register starting at register 280h
and ending at register 296h.
W0
296hACSR_BYTE_22
RSVD
15-8
Reserved.
R/W
0
ACSR22
7-0
Audio channel status to use when
ACS_REGEN is set or when adding
audio channel status to
non-AES/EBU audio. 8 bits per
register starting at register 280h
and ending at register 296h.
W0
297h
RSVD
RSVD
15-0
Reserved.
R
29
Table 4-30: HD Audio Core Configuration and Status Registers (Continued)
Address
Register Name
Bit Name
Bit
Description
R/W
Default
Table 4-31: ANC Extraction FIFO Access Registers
Address
Register Name
Bit
Description
R/W
Default
800h -
BFFh
ANC_PACKET_BANK
15-0
Extracted Ancillary Data 91024 words.
Bit 15-8: Most Significant Word (MSW).
Bit 7-0: Least Significant Word (LSW).
See Section 4.17.8.
R0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com