 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CS8900A Datasheet(PDF) 117 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8900A Datasheet(HTML) 117 Page - Cirrus Logic |
|
|
117 / 128 page  DS271PP3 117 CS8900A Crystal LAN™ ISA Ethernet Controller CIRRUS LOGIC PRODUCT DATA SHEET SWITCHING CHARACTERISTICS (Continued) Parameter Symbol Min Typ Max Unit 10BASE-T Receive Allowable Received Jitter at Bit Cell Center tTRX1 -- ±13.5 ns Allowable Received Jitter at Bit Cell Boundary tTRX2 - - ±13.5 ns Carrier Sense Assertion Delay tTRX3 -540 - ns Invalid Preamble Bits after Assertion of Carrier Sense tTRX4 1- 2 bits Carrier Sense Deassertion Delay tTRX5 -270 - ns 10BASE-T Link Integrity First Transmitted Link Pulse after Last Transmitted Packet tLN1 816 24 ms Time Between Transmitted Link Pulses tLN2 816 24 ms Width of Transmitted Link Pulses tLN3 60 100 200 ns Minimum Received Link Pulse Separation tLN4 2- 7 ms Maximum Received Link Pulse Separation tLN5 25 - 150 ms Last Receive Activity to Link Fail (Link Loss Timer) tLN6 50 - 150 ms tTRX3 RXD± tTRX5 tTRX4 tTRX1 tTRX2 Carrier Sense (internal) 10BASE-T Receive RXD± LINKLED TXD± t LN1 tLN2 t LN3 t LN4 t LN5 tLN6 10BASE-T Link Integrity |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
