Electronic Components Datasheet Search
  English  ▼

X  

82801AB Datasheet(PDF) 34 Page - Intel Corporation

Part # 82801AB
Description  82801AB (ICH0) I/O Controller Hub
PDF  414 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82801AB Datasheet(HTML) 34 Page - Intel Corporation

Back Button 82801AB Datasheet HTML 30Page - Intel Corporation 82801AB Datasheet HTML 31Page - Intel Corporation 82801AB Datasheet HTML 32Page - Intel Corporation 82801AB Datasheet HTML 33Page - Intel Corporation 82801AB Datasheet HTML 34Page - Intel Corporation 82801AB Datasheet HTML 35Page - Intel Corporation 82801AB Datasheet HTML 36Page - Intel Corporation 82801AB Datasheet HTML 37Page - Intel Corporation 82801AB Datasheet HTML 38Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 414 page
background image
Signal Description
2-6
82801AA and 82801AB Datasheet
2.6
Interrupt Interface
2.7
USB Interface
Table 2-6. Interrupt Signals
Name
Type
Description
SERIRQ
I/O
Serial Interrupt Request: This pin implements the serial interrupt protocol.
PIRQ[A:D]#
I/OD
PCI Interrupt Requests: The PIRQx# signals can be routed to interrupts 3:7, 9:12, 14
or 15 as described in the Interrupt Steering section. Each PIRQx# line has a separate
Route Control Register.
In APIC mode, these signals are connected to the internal I/O APIC in the following
fashion: PIRQA# is connected to IRQ16, PIRQB# to IRQ17, PIRQC# to IRQ18, and
PIRQD# to IRQ19. This frees the ISA interrupts.
IRQ[14,15]
I
Interrupt Request 14, 15: These interrupt inputs are connected to the IDE drives.
IRQ14 is used by the drives connected to the Primary controller and IRQ15 is used by
the drives connected to the Secondary controller.
APICCLK
I
APIC Clock: This clock can run at 16.66667 MHz and is the APIC bus clock.
APICD[1:0]
I/OD
APIC Data: These bi-directional open drain signals are used to send and receive data
over the APIC bus. As inputs the data is valid on the rising edge of APICCLK. As
outputs, new data is driven from the rising edge of the APICCLK.
Table 2-7. USB Interface Signals
Name
Type
Description
USBP1P
USBP1N
I/O
Universal Serial Bus Port 1 Differential: Bus Data/Address/Command Bus
USBP0P
USBP0N
I/O
Universal Serial Bus Port 0 Differential: Bus Data/Address/Command Bus
OC[1:0]#
I
Overcurrent Indicators: These signals set corresponding bits in the USB controller to
indicate that an overcurrent condition has occurred.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com