Electronic Components Datasheet Search
  English  ▼

X  

82801AB Datasheet(PDF) 74 Page - Intel Corporation

Part # 82801AB
Description  82801AB (ICH0) I/O Controller Hub
PDF  414 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82801AB Datasheet(HTML) 74 Page - Intel Corporation

Back Button 82801AB Datasheet HTML 70Page - Intel Corporation 82801AB Datasheet HTML 71Page - Intel Corporation 82801AB Datasheet HTML 72Page - Intel Corporation 82801AB Datasheet HTML 73Page - Intel Corporation 82801AB Datasheet HTML 74Page - Intel Corporation 82801AB Datasheet HTML 75Page - Intel Corporation 82801AB Datasheet HTML 76Page - Intel Corporation 82801AB Datasheet HTML 77Page - Intel Corporation 82801AB Datasheet HTML 78Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 414 page
background image
Functional Description
5-24
82801AA and 82801AB Datasheet
Acknowledging Interrupts
The processor generates an interrupt acknowledge cycle which is translated by the host bridge into
a PCI Interrupt Acknowledge Cycle to the ICH. The PIC translates this command into two internal
INTA# pulses expected by the 8259 cores. The PIC uses the first internal INTA# pulse to freeze the
state of the interrupts for priority resolution. On the second INTA# pulse, the master or slave sends
the interrupt vector to the processor with the acknowledged interrupt code. This code is based upon
bits [7:3] of the corresponding ICW2 register, combined with three bits representing the interrupt
within that controller.
Table 5-14. Interrupt Status Registers
Bit
Description
IRR
Interrupt Request Register. This bit is set on a low to high transition of the interrupt line in edge
mode, and by an active high level in level mode. This bit is set whether or not the interrupt is
masked. However, a masked interrupt does not generate INTR.
ISR
Interrupt Service Register. This bit is set, and the corresponding IRR bit cleared, when an interrupt
acknowledge cycle is seen, and the vector returned is for that interrupt.
IMR
Interrupt Mask Register. This bit determines whether an interrupt is masked. Masked interrupts do
not generate INTR.
Table 5-15. Content of Interrupt Vector Byte
Master,Slave Interrupt
Bits [7:3]
Bits [2:0]
IRQ7,15
ICW2[7:3]
111
IRQ6,14
110
IRQ5,13
101
IRQ4,12
100
IRQ3,11
011
IRQ2,10
010
IRQ1,9
001
IRQ0,8
000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com