Electronic Components Datasheet Search
  English  ▼

X  

82801AB Datasheet(PDF) 38 Page - Intel Corporation

Part # 82801AB
Description  82801AB (ICH0) I/O Controller Hub
PDF  414 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82801AB Datasheet(HTML) 38 Page - Intel Corporation

Back Button 82801AB Datasheet HTML 34Page - Intel Corporation 82801AB Datasheet HTML 35Page - Intel Corporation 82801AB Datasheet HTML 36Page - Intel Corporation 82801AB Datasheet HTML 37Page - Intel Corporation 82801AB Datasheet HTML 38Page - Intel Corporation 82801AB Datasheet HTML 39Page - Intel Corporation 82801AB Datasheet HTML 40Page - Intel Corporation 82801AB Datasheet HTML 41Page - Intel Corporation 82801AB Datasheet HTML 42Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 414 page
background image
Signal Description
2-10
82801AA and 82801AB Datasheet
2.13
Other Clocks
2.14
Miscellaneous Signals
2.15
AC’97 Link
These signals are for Device 31:Functions 5 and 6.
.
Table 2-13. Other Clocks
Name
Type
Description
CLK14
I
Oscillator Clock: Used for 8254 timers. Runs at 14.31818 MHz. This clock is permitted
to stop during S3 (or lower) states.
CLK48
I
48 MHz Clock: Used to run the USB controller. Runs at 48 MHz. This clock is permitted
to stop during S3 (or lower) states.
CLK66
I
66 MHz Clock: Used to run the hub interface. Runs at 66 MHz. This clock is permitted to
stop during S3 (or lower) states.
Table 2-14. Miscellaneous Signals
Name
Type
Description
SPKR
O
Speaker: The SPKR signal is the output of counter 2 and is internally "ANDed" with
Port 61h bit 1 to provide Speaker Data Enable. This signal drives an external speaker
driver device, which in turn drives the system speaker. Upon PCIRST#, its output state
is 1.
Note: SPKR is sampled at the rising edge of PWROK as a functional strap. See
Section 2.18.1 for more details.
RTCRST#
I
RTC Reset: When asserted, this signal resets register bits in the RTC well and sets the
RTC_PWR_STS bit (bit 2 in GEN_PMCON3 register). This signal is also used to enter
the test modes documented in Section 2.18.2.
Table 2-15. AC’97 Link Signals
Name
Type
Description
AC_RST#
O
AC97 Reset: Master H/W reset to external Codec(s)
AC_SYNC
O
AC97 Sync: 48 KHz fixed rate sample sync to the Codec(s)
AC_BIT_CLK
I
AC97 Bit Clock: 12.288 MHz serial data clock generated by the external Codec(s)
AC_SDOUT
O
AC97 Serial Data Out: Serial TDM data output to the Codec(s)
Note: AC_SDOUT is sampled at the rising edge of PWROK as a functional strap.
See Section 2.18.1 for more details.
AC_SDIN 0
I
AC97 Serial Data In 0: Serial TDM data input from a Codec
AC_SDIN 1/
GPIO[9]
I
AC97 Serial Data In 1: Serial TDM data input from a Codec.
Note: If a separate codec is not used, this signal can be used as a GPI.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com