Electronic Components Datasheet Search
  English  ▼

X  

82801AB Datasheet(PDF) 65 Page - Intel Corporation

Part # 82801AB
Description  82801AB (ICH0) I/O Controller Hub
PDF  414 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82801AB Datasheet(HTML) 65 Page - Intel Corporation

Back Button 82801AB Datasheet HTML 61Page - Intel Corporation 82801AB Datasheet HTML 62Page - Intel Corporation 82801AB Datasheet HTML 63Page - Intel Corporation 82801AB Datasheet HTML 64Page - Intel Corporation 82801AB Datasheet HTML 65Page - Intel Corporation 82801AB Datasheet HTML 66Page - Intel Corporation 82801AB Datasheet HTML 67Page - Intel Corporation 82801AB Datasheet HTML 68Page - Intel Corporation 82801AB Datasheet HTML 69Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 414 page
background image
82801AA and 82801AB Datasheet
5-15
Functional Description
5.4.3
DMA Addresses
The memory portion of the cycle generates a PCI memory read or memory write bus cycle, its
address representing the selected memory. The I/O portion of the DMA cycle generates a PCI
I/O cycle to one of the four I/O addresses listed in Table 5-9.
5.4.4
DMA Data Generation
The data generated by PC/PCI devices on I/O reads when they have an active GNT# is on the lower
two bytes of the PCI AD bus. Table 5-10 lists the PCI pins that the data appears on for 8 and 16 bit
channels. Each I/O read results in one memory write, and each memory read results in one
I/O write. If the I/O device is 8 bit, the ICH performs an 8 bit memory write. The ICH does not
assemble the I/O read into a DWord for writing to memory. Similarly, the ICH does not
disassemble a DWord read from memory to the I/O device.
5.4.5
DMA Byte Enable Generation
The byte enables generated by the ICH on I/O reads and writes must correspond to the size of the
I/O device. Table 5-11 defines the byte enables asserted for 8 and 16 bit DMA cycles.
NOTE: For verify cycles the value of the Byte Enables (BEs) is a “don’t care”.
Table 5-9. DMA Cycle vs. I/O Address
DMA Cycle Type
DMA I/O Address
PCI Cycle Type
Normal
00h
I/O Read/Write
Normal TC
04h
I/O Read/Write
Verify
0C0h
I/O Read
Verify TC
0C4h
I/O Read
Table 5-10. PCI Data Bus vs. DMA I/O port size
PCI DMA I/O Port Size
PCI Data Bus Connection
Byte
AD[7:0]
Word
AD[15:0]
Table 5-11. DMA I/O Cycle Width vs. BE[3:0]#
BE[3:0]#
Description
1110b
8-bit DMA I/O Cycle: Channels 0-3
1100b
16-bit DMA I/O Cycle: Channels 5-7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com