Electronic Components Datasheet Search
  English  ▼

X  

TMS55166 Datasheet(PDF) 64 Page - Texas Instruments

Part # TMS55166
Description  262144 BY 16-BIT MULTIPORT VIDEO RAM
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS55166 Datasheet(HTML) 64 Page - Texas Instruments

Back Button TMS55166 Datasheet HTML 60Page - Texas Instruments TMS55166 Datasheet HTML 61Page - Texas Instruments TMS55166 Datasheet HTML 62Page - Texas Instruments TMS55166 Datasheet HTML 63Page - Texas Instruments TMS55166 Datasheet HTML 64Page - Texas Instruments TMS55166 Datasheet HTML 65Page - Texas Instruments TMS55166 Datasheet HTML 66Page - Texas Instruments TMS55166 Datasheet HTML 67Page - Texas Instruments TMS55166 Datasheet HTML 68Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 70 page
background image
TMS55165, TMS55166, TMS55175, TMS55176
262144 BY 16-BIT MULTIPORT VIDEO RAM
SMVS463 – DECEMBER 1995
64
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
PARAMETER MEASUREMENT INFORMATION
RAS
CAS
ADDR
TRG
DSF
CASE I
SC
QSF
SC
QSF
SC
QSF
CASE II
CASE III
Tap1
(low)
Bit
127
Tap1
(high)
Bit
255
Tap2
(low)
Bit
127
Tap1
(low)
Row
Tap1
(high)
Row
Tap2
(low)
Row
Tap2
(high)
Row
Tap1
(low)
Tap2
(low)
Bit
127
Bit
255
Bit
127
Tap1
(low)
Tap2
(low)
Bit
127
Bit
255
Bit
127
Tap1
(high)
Tap1
(high)
Full-Register-Transfer Read
Split Register to the
High Half of the
Data Register
Split Register to the
Low Half of the
Data Register
Split Register to the
High Half of the
Data Register
NOTES: A. In order to achieve proper split-register operation, a full-register-transfer read should be performed before the first
split-register-transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can then
begin either after the full-register-transfer read cycle (CASE I), during the first split-register-transfer cycle (CASE II), or even after
the first split-register-transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register-transfer read
cycle and the first split-register cycle.
B. A split-register-transfer into the inactive half is not allowed until td(MSRL)ismet.td(MSRL)istheminimumdelaytimebetweentherising
edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register-transfer cycle into the inactive
half. After the td(MSRL) is met, the split-register-transfer into the inactive half must also satisfy the minimum td(RHMS) requirement.
td(RHMS) is the minimum delay time between the rising edge of RAS of the split-register-transfer cycle into the inactive half and the
rising edge of the serial clock of the last bit (bit 127 or 255).
Figure 55. Split-Register Operating Sequence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com