PCI7510 datasheet(131/234 Pages) TI

131 / 234 page

5–22

5.20 ExCA Global Control Register

This register controls both PC Card sockets, and is not duplicated for each socket. The host interrupt mode bits in

this register are retained for 82365SL-DF compatibility. See Table 5–15 for a complete description of the register

contents.

Bit

Name

ExCA global control

Type

Default

ExCA global control

Offset:

CardBus Socket Address + 81Eh:

Card A ExCA Offset 1Eh

Card B ExCA Offset 5Eh

Type:

Read-only, Read/Write

Default:

00h

Table 5–15. ExCA Global Control Register Description

BIT

SIGNAL

TYPE

FUNCTION

7–5

RSVD

These bits return 0s when read. Writes have no effect.

INTMODEB

Level/edge interrupt mode select, card B. This bit selects the signaling mode for the PCI7510 host interrupt

for card B interrupts. This bit is encoded as:

0 = Host interrupt is edge mode (default).

1 = Host interrupt is level mode.

INTMODEA

Level/edge interrupt mode select, card A. This bit selects the signaling mode for the PCI7510 host interrupt

for card A interrupts. This bit is encoded as:

0 = Host interrupt is edge-mode (default).

1 = Host interrupt is level-mode.

2 ‡

IFCMODE

Interrupt flag clear mode select. This bit selects the interrupt flag clear mechanism for the flags in the ExCA

card status change register. This bit is encoded as:

0 = Interrupt flags cleared by read of CSC register (default)

1 = Interrupt flags cleared by explicit writeback of 1

1 ‡

CSCMODE

Card status change level/edge mode select. This bit selects the signaling mode for the PCI7510 host

interrupt for card status changes. This bit is encoded as:

0 = Host interrupt is edge-mode (default).

1 = Host interrupt is level-mode.

0 ‡

PWRDWN

Power-down mode select. When this bit is set to 1, the PCI7510 device is in power-down mode. In

power-down mode the PCI7510 card outputs are placed in a high-impedance state until an active cycle

is executed on the card interface. Following an active cycle the outputs are again placed in a

high-impedance state. The PCI7510 device still receives functional interrupts and/or card status change

interrupts; however, an actual card access is required to wake up the interface. This bit is encoded as:

0 = Power-down mode disabled (default)

1 = Power-down mode enabled

‡ One or more bits in this register are cleared only by the assertion of GRST.

PCI7510 Datasheet(PDF) 131 Page - Texas Instruments

PCI7510 Datasheet(HTML) 131 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL