Electronic Components Datasheet Search
  English  ▼

X  

PCI7510 Datasheet(PDF) 134 Page - Texas Instruments

Part # PCI7510
Description  PC Card, Smart Card and Integrated
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI7510 Datasheet(HTML) 134 Page - Texas Instruments

Back Button PCI7510 Datasheet HTML 130Page - Texas Instruments PCI7510 Datasheet HTML 131Page - Texas Instruments PCI7510 Datasheet HTML 132Page - Texas Instruments PCI7510 Datasheet HTML 133Page - Texas Instruments PCI7510 Datasheet HTML 134Page - Texas Instruments PCI7510 Datasheet HTML 135Page - Texas Instruments PCI7510 Datasheet HTML 136Page - Texas Instruments PCI7510 Datasheet HTML 137Page - Texas Instruments PCI7510 Datasheet HTML 138Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 234 page
background image
6–1
6 CardBus Socket Registers (Functions 0 and 1)
The 1997 PC Card Standard requires a CardBus socket controller to provide five 32-bit registers that report and
control socket-specific functions. The PCI7510 device provides the CardBus socket/ExCA base address register
(PCI offset 10h, see Section 4.13) to locate these CardBus socket registers in PCI memory address space. Each
function has a separate base address register for accessing the CardBus socket registers (see Figure 6–1).
Table 6–1 gives the location of the socket registers in relation to the CardBus socket/ExCA base address.
In addition to the five required registers, the PCI7510 device implements a register at offset 20h that provides power
management control for the socket.
16-Bit Legacy-Mode Base Address
CardBus Socket/ExCA Base Address
10h
44h
CardBus
Socket A
Registers
ExCA
Registers
Card A
20h
800h
844h
Host
Memory Space
CardBus
Socket B
Registers
ExCA
Registers
Card B
20h
800h
844h
Host
Memory Space
Note: The CardBus socket/ExCA base
address mode register is separate for
functions 0 and 1.
address register’s base address.
Offsets are from the CardBus socket/ExCA base
00h
00h
PCI7510 Configuration Registers
Offset
Offset
Offset
Figure 6–1. Accessing CardBus Socket Registers Through PCI Memory
Table 6–1. CardBus Socket Registers
REGISTER NAME
OFFSET
Socket event †
00h
Socket mask †
04h
Socket present state †
08h
Socket force event
0Ch
Socket control †
10h
Reserved
14h–1Ch
Socket power management ‡
20h
† One or more bits in the register are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not
enabled, then these bits are cleared by the assertion of PRST or GRST.
‡ One or more bits in this register are cleared only by the assertion of GRST.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com