Electronic Components Datasheet Search
  English  ▼

X  

PCI7510 Datasheet(PDF) 198 Page - Texas Instruments

Part # PCI7510
Description  PC Card, Smart Card and Integrated
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI7510 Datasheet(HTML) 198 Page - Texas Instruments

Back Button PCI7510 Datasheet HTML 194Page - Texas Instruments PCI7510 Datasheet HTML 195Page - Texas Instruments PCI7510 Datasheet HTML 196Page - Texas Instruments PCI7510 Datasheet HTML 197Page - Texas Instruments PCI7510 Datasheet HTML 198Page - Texas Instruments PCI7510 Datasheet HTML 199Page - Texas Instruments PCI7510 Datasheet HTML 200Page - Texas Instruments PCI7510 Datasheet HTML 201Page - Texas Instruments PCI7510 Datasheet HTML 202Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 198 / 234 page
background image
8–39
8.41 Asynchronous Context Command Pointer Register
The asynchronous context command pointer register contains a pointer to the address of the first descriptor block
that the PCI7510 device accesses when software enables the context by setting bit 15 (run) in the asynchronous
context control register (see Section 8.40) to 1. See Table 8–32 for a complete description of the register contents.
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Name
Asynchronous context command pointer
Type
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
Default
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
Asynchronous context command pointer
Type
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
Default
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Register:
Asynchronous context command pointer
Offset:
18Ch
[ATRQ]
1ACh
[ATRS]
1CCh
[ARRQ]
1ECh
[ARRS]
Type:
Read/Write/Update
Default:
XXXX XXXXh
Table 8–32. Asynchronous Context Command Pointer Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31–4
descriptorAddress
RWU
Contains the upper 28 bits of the address of a 16-byte aligned descriptor block.
3–0
Z
RWU
Indicates the number of contiguous descriptors at the address pointed to by the descriptor address.
If Z is 0, then it indicates that the descriptorAddress field (bits 31–4) is not valid.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com