SB710 datasheet(28/88 Pages) AMD

28 / 88 page

AMD SB710 Databook

45215 Rev. 1.60 November 09

Integrated Resistor and External Pull-up/Pull-down Resistor

Requirements

Interface

Signal Name

Value of

Integrated / External

Resistor

Resistor Type

programming the

integrated PU/PD

LLB#/GPIO66

Integrated 10 K

Pull-up

PM2_Rg F0h

Default: Pull-up

enabled

SATA_ACT#/GPIO67

Integrated 8.2 K

See Note

PM2_Rg F0h

Default: Pull-up/Pull-

down not enabled

LDRQ1#/GNT5#/GPIO68

Integrated 15 K

Pull-up

PM2_Rg F1h

Default: Pull-up

enabled

REQ3#/GPIO70

Integrated 15 K

Pull-up

PM2_Rg F1h

Default: Pull-up

enabled

REQ4#/GPIO71

Integrated 15 K

Pull-up

PM2_Rg F1h

Default: Pull-up

enabled

GNT3#/GPIO72

Integrated 8.2 K

See Note

PM2_rg F2h

Default: Pull-up/Pull-

down not enabled

GNT4#/GPIO73

Integrated 8.2 K

See Note

PM2_rg F2h

Default Pull-up/Pull-

down not enabled

IMC GPIO

IMC_GPIO

Integrated 10 K

LPC PCI config

DCh:CCh.

Default: Pull-up/Pull-

down not enabled

Note: The pin has an internal integrated pull-up or pull-down resistor that is not enabled by default. The pin’s default

function does not require a pull-up or pull-down. However, if the pin is used for an alternate function and a pull-up or

pull-down is required, the internal resistor can be enabled by the indicated register.

SB710 Datasheet(PDF) 28 Page - Advanced Micro Devices

SB710 Datasheet(HTML) 28 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL