SB710 datasheet(34/88 Pages) AMD

34 / 88 page

AMD SB710 Databook

45215 Rev. 1.60 November 09

Signal Description

Pin Name

Type

Voltage

Functional Description

IDE_A0/FC_OE#

3.3 V (5-V Tolerance)

IDE Address bus bit 0

IDE_A1/FC_FBCLKOUT

3.3 V (5-V Tolerance)

IDE Address bus bit 1

IDE_A2

3.3 V (5-V Tolerance)

IDE Address bus bit 2

IDE_DACK#/FC_AVD#

3.3 V (5-V Tolerance)

IDE DMA ACK

IDE_DRQ/FC_INT2

3.3 V (5-V Tolerance)

IDE DMA Request/

IDE_IOR#/FC_CLK

3.3 V (5-V Tolerance)

IDE IO Read/

IDE_IOW#/FC_WE#

3.3 V (5-V Tolerance)

IDE IO Write

IDE_CS1#/FC_CE#

3.3 V (5-V Tolerance)

IDE chip select for I/O 1xxh address

IDE_CS3#/FC_CE2#

3.3 V (5-V Tolerance)

IDE chip select for I/O 3xxh address

IDE_D[15:0]/FC_ADQ[15:0]/

GPIO[30:15]

I/O

3.3 V (5-V Tolerance)

IDE data bus bit [15:0] / GPIO [30:15]

IDE_RST#/FC_RST#/

IMC_GPO3

S5_3.3V (5-V Tolerance) IDE reset/ IMC GPIO3

7.7

Serial ATA Interface

Pin Name

Type

Voltage

Functional Description

SATA_ACT#/GPIO67

3.3 V

SATA Channel Active / GPIO 67

SATA_CAL

1.2 V (Filtered)

SATA Calibration

SATA_RX[5:0] -

1.2 V (Filtered)

SATA Channel[5:0] Receive Negative

SATA_RX[5:0] +

1.2 V (Filtered)

SATA Channel[5:0] Receive Positive

SATA_TX[5:0] -

1.2 V (Filtered)

SATA Channel[5:0] Transmit Negative

SATA_TX[5:0] +

1.2 V (Filtered)

SATA Channel[5:0] Transmit Positive

SATA_X1

3.3 V (Filtered)

SATA Crystal Input.

SATA_X2

3.3 V (Filtered)

SATA Crystal Output

SATA_IS0#/GPIO10

I/O

3.3 V

SATA Interlock Switch Port 0 (Input) / GPIO 10

SATA_IS1#/GPIO6

I/O

3.3 V

SATA Interlock Switch Port 1 (Input) / GPIO 6

SMARTVOLT1/

SATA_IS2#/GPIO4

I/O

3.3 V

Reduce system voltages / SATA Interlock Switch Port 2

(input) / GPIO 4

SATA_IS3#/CLK_REQ0#/

GPIO0

I/O

3.3 V

SATA Interlock Switch Port 3 (input) / PCI-E clock request /

GPIO0

SATA_IS4#/CLK_REQ1#/

FANOUT3/GPIO39

I/O

3.3 V

SATA Interlock Switch Port 4 (input) / PCI-E clock request/

Fan Output 3 / GPIO39

SATA_IS5#/CLK_REQ2#/

FANIN3/GPIO40

I/O

3.3 V

SATA Interlock Switch Port 5 (input) / PCI-E clock request/

Fan Tach In3 / GPIO40

Note: For each port there is a pin (SATA_IS) for sensing the status of the external interlock switch. If the

motherboard implements SATA interlock switches, it should connect the statuses of the switches to those pins. The

SB710 will sense the statuses of those pins and can generate a PME or interrupt when the statuses change.

Normally, an inter-lock switch is required for supporting hot plug.

SB710 Datasheet(PDF) 34 Page - Advanced Micro Devices

SB710 Datasheet(HTML) 34 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL