Electronic Components Datasheet Search
  English  ▼

X  

VR4102 Datasheet(PDF) 320 Page - NEC

Part # VR4102
Description  64/32-bit Microprocessor
PDF  701 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

VR4102 Datasheet(HTML) 320 Page - NEC

Back Button VR4102 Datasheet HTML 316Page - NEC VR4102 Datasheet HTML 317Page - NEC VR4102 Datasheet HTML 318Page - NEC VR4102 Datasheet HTML 319Page - NEC VR4102 Datasheet HTML 320Page - NEC VR4102 Datasheet HTML 321Page - NEC VR4102 Datasheet HTML 322Page - NEC VR4102 Datasheet HTML 323Page - NEC VR4102 Datasheet HTML 324Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 320 / 701 page
background image
CHAPTER 15 PMU (POWER MANAGEMENT UNIT)
320
15.1.2 Shutdown Control
The operations of the RTC, peripheral units, CPU core, and PMUINTREG bit settings during a reset are listed
below.
Table 15-2. Bit Operations during Shutdown
Shutdown type
RTC
Peripheral units
CPU core
PMUINTREG
HAL timer shutdown
Active
Reset
Cold reset
HALTIMERRST=1
Deadman’s SW shutdown
Active
Reset
Cold reset
TIMOUTRST=1
Software shutdown
Active
Reset
Cold reset
-
Battery low shutdown
Active
Reset
Cold reset
BATTINH=1
Battery lock cancel shutdown
Active
Reset
Cold reset
-
(1) HAL Timer Shutdown
After the CPU is activated (following the mode change from Shutdown or Hibernate mode to Fullspeed mode),
the software must write “1” to PMUCNTREG’s HALTIMERRST bit within about four seconds to clear the HAL
timer.
If the HAL timer is not reset within about four seconds after the CPU is activated, the PMU resets all peripheral
units except for RTC and PMU. Next, it asserts the ccoldresetb and creset signals (internal) and resets the CPU
core.
In addition, the TIMOUTRST bit in PMUINTREG is set (to “1”). After the CPU is restarted, the TIMOUTRST bit
must be checked and cleared (to “0”) by software.
(2) Deadman’s SW Shutdown
When the Deadman’s SW function is enabled, the software must write “1” to DSUCLRREG’s DSWCLR bit each
time a Deadman’s SW setting is made, to clear the Deadman’s SW counter (for details, see Chapter 17).
If the Deadman’s SW counter is not cleared during a Deadman’s SW setting, the PMU resets all peripheral units
except for RTC and PMU. Next, it asserts the ccoldresetb and creset signals (internal) and resets the CPU core.
In addition, the DMSRST bit in PMUINTREG is set (to “1”). After the CPU is restarted, the DMSRST bit must be
checked and cleared (to “0”) by software.
(3) Software Shutdown
When the HIBERNATE instruction is executed, the PMU checks for currently pending interrupts. If there are no
pending interrupts, it stops the CPU clock. It then resets all peripheral units except for RTC and PMU.
The PMU register contents do not change.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com