Electronic Components Datasheet Search
  English  ▼

X  

VR4102 Datasheet(PDF) 523 Page - NEC

Part # VR4102
Description  64/32-bit Microprocessor
PDF  701 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

VR4102 Datasheet(HTML) 523 Page - NEC

Back Button VR4102 Datasheet HTML 519Page - NEC VR4102 Datasheet HTML 520Page - NEC VR4102 Datasheet HTML 521Page - NEC VR4102 Datasheet HTML 522Page - NEC VR4102 Datasheet HTML 523Page - NEC VR4102 Datasheet HTML 524Page - NEC VR4102 Datasheet HTML 525Page - NEC VR4102 Datasheet HTML 526Page - NEC VR4102 Datasheet HTML 527Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 523 / 701 page
background image
CHAPTER 26 FIR (FAST IrDA INTERFACE UNIT)
523
26.2.20 RXFL (0x0C00 0074)
Bit
D15
D14
D13
D12
D11
D10
D9
D8
Name
Reserved
Reserved
Reserved
RXFL12
RXFL11
RXFL10
RXFL9
RXFL8
R/W
RRR
RR
RR
R
RTCRST
000
00
00
0
Other resets
0
0
0
0
0
0
0
0
Bit
D7D6D5
D4D3
D2D1
D0
Name
RXFL7
RXFL6
RXFL5
RXFL4
RXFL3
RXFL2
RXFL1
RXFL0
R/W
RRR
RR
RR
R
RTCRST
000
00
00
0
Other resets
0
0
0
0
0
0
0
0
Bit
Name
Function
D15 to
D13
Reserved
Write 0 when writing. 0 is returned after a read.
D12 to D0
RXFL12 to RXFL0
Receive frame size.
[Function]
This register functions as prebuffer address for data read from the receive frame size data store FIFO, in which
data of up to 7 frames can be stored.
Setting value = transmit size – 1
Setting range = 1 to 2 Kbytes
The FIFO is initialized by setting bit 1 of the FSR register.
(1) Write
When the frame reception is completed after its data is transferred (even if only 1 byte) to the receive FIFO, the
sequencer writes the current transfer data size to this register, and the write pointer is incremented.
When the frame reception is completed before its data is transferred to the receive FIFO, write operation is not
performed (lost frame).
(2) Read
The read pointer is enabled to be incremented by reading valid data from the RXSTS register, and the next data
can be read.
[Caution]
If a receive operation ends abnormally, the data size transferred to the receive FIFO at that time is written to this
register.
When the data of 7 frames are stored, the receive line is automatically masked. Therefore, the frame whose
receive result cannot be stored is not transferred to the FIFO.
The update condition of the read pointer of the receive frame size store FIFO is also valid in the test mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com