Electronic Components Datasheet Search
  English  ▼

X  

FXLS90130 Datasheet(PDF) 64 Page - NXP Semiconductors

Part # FXLS90130
Description  Single channel inertial sensor
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS90130 Datasheet(HTML) 64 Page - NXP Semiconductors

Back Button FXLS90130 Datasheet HTML 60Page - NXP Semiconductors FXLS90130 Datasheet HTML 61Page - NXP Semiconductors FXLS90130 Datasheet HTML 62Page - NXP Semiconductors FXLS90130 Datasheet HTML 63Page - NXP Semiconductors FXLS90130 Datasheet HTML 64Page - NXP Semiconductors FXLS90130 Datasheet HTML 65Page - NXP Semiconductors FXLS90130 Datasheet HTML 66Page - NXP Semiconductors FXLS90130 Datasheet HTML 67Page - NXP Semiconductors FXLS90130 Datasheet HTML 68Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 247 page
background image
NXP Semiconductors
FXLS9xxx0
Single channel inertial sensor
CK_CAL_EN CK_CAL_RST Oscillator training
0
0
The oscillator value is maintained at the last trained value prior
to clearing the CK_CAL_RST bit.
0
1
The oscillator value is reset to the untrained value with a
tolerance specified in Section 10.20.
1
x
Oscillator is trained as specified in Section 11.5.1
Table 98. Clock calibration enable (CK_CAL_EN)
11.2.15 Chip time and bit time register (CHIPTIME)
The chip time and bit time register is a user programmed read/write register which
contains user-specific configuration information. This register is included in the read/write
array error detection.
This register is readable and writable in DSI3 mode, SPI mode, I2C mode or PSI5
Programming Mode.
Location
Bit
Address
Register
7
6
5
4
3
2
1
0
$23
CHIPTIME
ST_RPT[1:0]
PSI5_
ERRLATCH
SS_EN
CHIPTIME[3:0]
Unprogrammed OTP Value
0
0
0
0
0
0
0
0
FXLS93xxx
Unprogrammed
Default PSI5 Mode
0
0
0
0
1
0
0
0
Table 99. Chip time and bit time register (CHIPTIME)
11.2.15.1 PSI5 self-test repetition bits (ST_RPT[1:0])
In PSI5 mode, the PSI5 self-test repetition bits set the maximum number of PSI5 self-test
repetitions that the device will run before setting the ST_ERROR bit. See Section 6.6.2.5
for details regarding the PSI5 startup self-test.
ST_RPT[1]
ST_RPT[0]
Maximum PSI5 self-test repetitions
0
0
8
0
1
1
1
0
4
1
1
2
Table 100. PSI5 self-test repetition bits (ST_RPT[1:0])
11.2.15.2 PSI5 error latching enable bit (PSI5_ERRLATCH)
In PSI5 mode, the PSI5 error latching enable bit allows for users to disable the automatic
error clearing mechanism for internal faults. When this bit is set, internal errors are
latched until reset. See Section 13.8.4 and Section 13.8.5 for details regarding internal
error handling.
FXLS9xxx0
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 6 — 8 February 2021
64 / 247



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com