Electronic Components Datasheet Search
  English  ▼

X  

FXLS90130 Datasheet(PDF) 85 Page - NXP Semiconductors

Part # FXLS90130
Description  Single channel inertial sensor
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS90130 Datasheet(HTML) 85 Page - NXP Semiconductors

Back Button FXLS90130 Datasheet HTML 81Page - NXP Semiconductors FXLS90130 Datasheet HTML 82Page - NXP Semiconductors FXLS90130 Datasheet HTML 83Page - NXP Semiconductors FXLS90130 Datasheet HTML 84Page - NXP Semiconductors FXLS90130 Datasheet HTML 85Page - NXP Semiconductors FXLS90130 Datasheet HTML 86Page - NXP Semiconductors FXLS90130 Datasheet HTML 87Page - NXP Semiconductors FXLS90130 Datasheet HTML 88Page - NXP Semiconductors FXLS90130 Datasheet HTML 89Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 247 page
background image
NXP Semiconductors
FXLS9xxx0
Single channel inertial sensor
ST_
CTRL[3]
ST_
CTRL[2]
ST_
CTRL[1]
ST_
CTRL[0]
Function
16-bit
SNSDATAx
Register
value
signed
Effect on
ST_
INCMPLT
bit in Chx_
STAT
Effect on
ST_ACTIVE
bit in Chx_
STAT
0
0
1
1
Clear on
Activation
Set When
Active
0
1
0
0
0x0000
Clear on
Activation
Set When
Active
0
1
0
1
0xAAAA
Clear on
Activation
Set When
Active
0
1
1
0
0x5555
Clear on
Activation
Set When
Active
0
1
1
1
DSP write to registers inhibited.
0xFFFF
Clear on
Activation
Set When
Active
1
0
0
0
Positive Analog Self-test - Low
Clear on
Activation
Set When
Active
1
0
0
1
Negative Analog Self-test - Low
Clear on
Activation
Set When
Active
1
0
1
0
Positive Analog Self-test - High
Clear on
Activation
Set When
Active
1
0
1
1
Negative Analog Self-test - High
Sensor Data
Clear on
Activation
Set When
Active
1
1
0
0
Clear on
Activation
Set When
Active
1
1
0
1
Clear on
Activation
Set When
Active
1
1
1
0
Clear on
Activation
Set When
Active
1
1
1
1
Digital Self-test
Reference
Section 10.8
Clear on
Activation
Set When
Active
Table 151. Self-test control bits (ST_CTRL[3:0])...continued
11.2.27.2 Offset cancellation test limit bits (OC_LIMIT[2:0])
The offset cancellation test limit bits set the offset limits for the offset test at the end of
the PSI5 self-test documented in Section 11.6.2.5. The test limits are set as shown in
Table 152.
OC_LIMIT[2:0]
Post PSI5 self-test offset limits
0x0
The post PSI5 self-test offset test is disabled.
0x1
± 2 LSB, 10-bit
0x2
± 4 LSB, 10-bit
0x3
± 6 LSB, 10-bit
0x4
± 8 LSB, 10-bit
0x5
± 10 LSB, 10-bit
Table 152. Offset cancellation test limit bits (OC_LIMIT[2:0])
FXLS9xxx0
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 6 — 8 February 2021
85 / 247



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com