Electronic Components Datasheet Search
  English  ▼

X  

SLG47503 Datasheet(PDF) 113 Page - Dialog Semiconductor

Part # SLG47503
Description  Low Voltage GreenPAK Programmable Mixed-Signal Matrix
PDF  191 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG47503 Datasheet(HTML) 113 Page - Dialog Semiconductor

Back Button SLG47503 Datasheet HTML 109Page - Dialog Semiconductor SLG47503 Datasheet HTML 110Page - Dialog Semiconductor SLG47503 Datasheet HTML 111Page - Dialog Semiconductor SLG47503 Datasheet HTML 112Page - Dialog Semiconductor SLG47503 Datasheet HTML 113Page - Dialog Semiconductor SLG47503 Datasheet HTML 114Page - Dialog Semiconductor SLG47503 Datasheet HTML 115Page - Dialog Semiconductor SLG47503 Datasheet HTML 116Page - Dialog Semiconductor SLG47503 Datasheet HTML 117Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 191 page
background image
Datasheet
16-Jul-2021
CFR0011-120-00
Revision 2.0
113 of 191
© 2021 Dialog Semiconductor
SLG47502/03
Low Voltage GreenPAK Programmable
Mixed-Signal Matrix
Preliminary
15.3 I2C SERIAL GENERAL TIMING
General timing characteristics for the I2C Serial Communications macrocell are shown in Figure 99. Timing specifications can be
found in the AC Characteristics section.
15.4 I2C SERIAL COMMUNICATIONS COMMANDS
15.4.1 Byte Write Command
Following the Start condition from the Master, the Control Code [4 bits], the Block Address [3 bits], and the R/W bit (set to “0”),
are placed onto the I2C bus by the Master. After the SLG47502/03 sends an Acknowledge bit (ACK), the next byte transmitted
by the Master is the Word Address. The Block Address (A10, A9, A8), combined with the Word Address (A7 through A0), together
set the internal address pointer in the SLG47502/03, where the data byte is to be written. After the SLG47502/03 sends another
Acknowledge bit, the Master will transmit the data byte to be written into the addressed memory location. The SLG47502/03 again
provides an Acknowledge bit and then the Master generates a Stop condition. The internal write cycle for the data will take place
at the time that the SLG47502/03 generates the Acknowledge bit.
It is possible to latch all IOs during I2C write command, register [1425] = 1 - Enable. It means that IOs will remain their state until
the write command is done.
Figure 98: Basic Command Structure
Figure 99: I2C General Timing Characteristics
X
X
X
X
A
10
A
9
A
8
R/W
A
7
A
0
Control Byte
Word Address
Control
Code
Block
Address
Read/Write bit
(1 = Read, 0 = Write)
S
ACK
Acknowledge
bit
Start
bit
Not used, set to 0
SCL
tF
tR
tSU_STO
tBUF
tHIGH
tLOW
tSU_DAT
tHD_DAT
tHD_STA
tSU_STA
tVD_ACK
tVD_DAT
SDA IN
SDA OUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com