LTM2987 datasheet(65/114 Pages) AD

65 / 114 page

LTC2971

Rev. 0

For more information www.analog.com

FAULT RESPONSES

COMMAND NAME

CMD

CODE DESCRIPTION

TYPE

PAGED FORMAT UNITS EEPROM

DEFAULT

VALUE

REF

PAGE

VOUT_OV_FAULT_RESPONSE

0x41

Action to be taken by the device when an

output overvoltage fault is detected.

R/W Byte

Reg

0x80

VOUT_UV_FAULT_RESPONSE

0x45

Action to be taken by the device when an

output undervoltage fault is detected.

R/W Byte

Reg

0x7F

OT_FAULT_RESPONSE

0x50

Action to be taken by the device when an

overtemperature fault is detected on the

external temperature sensor.

R/W Byte

Reg

0xB8

UT_FAULT_RESPONSE

0x54

Action to be taken by the device when an

undertemperature fault is detected on the

external temperature sensor.

R/W Byte

Reg

0xB8

VIN_OV_FAULT_RESPONSE

0x56

Action to be taken by the device when an

input overvoltage fault is detected.

R/W Byte

Reg

0x80

VIN_UV_FAULT_RESPONSE

0x5A Action to be taken by the device when an

input undervoltage fault is detected.

R/W Byte

Reg

0x00

TON_MAX_FAULT_RESPONSE

0x63

Action to be taken by the device when a

TON_MAX_FAULT event is detected.

R/W Byte

Reg

0xB8

MFR_RETRY_DELAY

0xDB Retry interval during FAULT retry mode.

R/W Word

L11

200

0xF320

MFR_RETRY_COUNT

0xF7

Retry count for all faulted off conditions

that enable retry.

R/W Byte

Reg

0x00

Watchdog Operation

A non-zero write to the MFR_WATCHDOG_T register will reset the watchdog timer. Low-to-high transitions on the

WDI/RESETB pin also reset the watchdog timer. If the timer expires, ALERTB is asserted and the PWRGD output

is optionally de-asserted and then reasserted after MFR_PWRGD_ASSERTION_DELAY ms. Writing 0 to either the

MFR_WATCH_DOG_T or MFR_WATCHDOG_T_FIRST registers will disable the timer.

MFR_WATCHDOG_T_FIRST and MFR_WATCHDOG_T

The MFR_WATCHDOG_T_FIRST register allows the user to program the duration of the first watchdog timer interval

following assertion of the PWRGD pin, assuming the PWRGD pin reflects the status of the watchdog timer. If assertion

of PWRGD is not conditioned by the watchdog timer’s status, then MFR_WATCHDOG_T_FIRST applies to the first

timing interval after the timer is enabled. Writing a value of 0ms to the MFR_WATCHDOG_T_FIRST register disables

the watchdog timer. This delay is internally limited to 65 seconds and rounded to the nearest 1ms.

The MFR_WATCHDOG_T register allows the user to program watchdog timer intervals subsequent to the MFR_

WATCHDOG_T_FIRST timing interval. Writing a value of 0ms to the MFR_WATCHDOG_T register disables the watchdog

timer. This delay is internally limited to 655ms and rounded to the nearest 10µs.

Both timers operate on an internal clock independent of SHARE_CLK. The read value of both commands always returns

what was last written and does not reflect internal limiting.

PMBus COMMAND DESCRIPTION

LTM2987 Datasheet(PDF) 65 Page - Analog Devices

LTM2987 Datasheet(HTML) 65 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL