 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LTM2987 Datasheet(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
LTM2987 Datasheet(HTML) 11 Page - Analog Devices |
|
|
11 / 114 page  LTC2971 11 Rev. 0 For more information www.analog.com ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TJ = 25°C. VVPWR = 12V, VVDDIO = VVDD33,VDD33, VDD25, REFP, and REFM pins floating, unless otherwise indicated. CVDD33 = 100nF, CVDD25 = 100nF, and CREF = 100nF. (Note 2) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS ILEAK Input Leakage Current 0V ≤ VPIN ≤ 3.6V l ±2 μA tSP Pulse Width of Spike Suppressed FAULTBn, CONTROLn 10 μs SDA, SCL 98 ns tFAULT_MIN Minimum Low Pulse Width for Externally Generated Faults 180 ms tRESETB Pulse Width to Assert Reset VWDI/RESETB ≤ 1.5V l 300 μs tWDI Pulse Width to Reset Watchdog Timer VWDI/RESETB ≤ 1.5V l 0.3 200 μs fWDI Watchdog Timer Interrupt Input Frequency l 1 MHz CIN Input Capacitance 10 pF Digital Input SHARE_CLK VIH High Level Input Voltage l 1.6 V VIL Low Level Input Voltage l 0.8 V fSHARE_CLK_IN Input Frequency Operating Range l 90 110 kHz tLOW Assertion Low Time VSHARE_CLK < 0.8V l 0.825 1.11 μs tRISE Rise Time VSHARE_CLK < 0.8V to VSHARE_CLK > 1.6V l 450 ns ILEAK Input Leakage Current 0V ≤ VSHARE_CLK ≤ VVDD33 + 0.3V l ±1 μA CIN Input Capacitance 10 pF Digital Outputs SDA, ALERTB, SHARE_CLK, FAULTB0, FAULTB1, PWRGD, PG0, PG1 VOL Digital Output Low Voltage ISINK = 3mA l 0.4 V fSHARE_CLK_ OUT Output Frequency Operating Range 5.49kΩ Pull-Up to VDD33 l 90 100 110 kHz Digital Inputs ASEL0,ASEL1 VIH Input High Threshold Voltage l VVDD33– 0.5 V VIL Input Low Threshold Voltage l 0.5 V IIH,IL High, Low Input Current ASEL[1:0] = 0V, VVDD33 l ±95 μA IHIZ Hi-Z Input Current l ±24 μA CIN Input Capacitance 10 pF Serial Bus Timing Characteristics fSCL Serial Clock Frequency (Note 15) l 10 400 kHz tLOW Serial Clock Low Period (Note 15) l 1.3 μs tHIGH Serial Clock High Period (Note 15) l 0.6 μs tBUF Bus Free Time Between Stop and Start (Note 15) l 1.3 μs tHD,STA Start Condition Hold Time (Note 15) l 600 ns tSU,STA Stop Condition Setup Time (Note 15) l 600 ns tSU,STO Stop Condition Setup Time (Note 15) l 600 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
