Electronic Components Datasheet Search
  English  ▼

X  

FS4500 Datasheet(PDF) 93 Page - NXP Semiconductors

Part # FS4500
Description  Safety power system basis chip with CAN FD and LIN transceivers
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS4500 Datasheet(HTML) 93 Page - NXP Semiconductors

Back Button FS4500 Datasheet HTML 89Page - NXP Semiconductors FS4500 Datasheet HTML 90Page - NXP Semiconductors FS4500 Datasheet HTML 91Page - NXP Semiconductors FS4500 Datasheet HTML 92Page - NXP Semiconductors FS4500 Datasheet HTML 93Page - NXP Semiconductors FS4500 Datasheet HTML 94Page - NXP Semiconductors FS4500 Datasheet HTML 95Page - NXP Semiconductors FS4500 Datasheet HTML 96Page - NXP Semiconductors FS4500 Datasheet HTML 97Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 153 page
background image
NXP Semiconductors
FS6500-FS4500-ASILD
Safety power system basis chip with CAN FD and LIN transceivers
13.3.5 INIT_INH_INT
Write
bit15
bit14
bit13
bit12
bit11
bit10
bit9
bit8
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
MOSI
1
0
0
0
1
0
1
P
0
0
0
INT_INH_
5
INT_INH_
4
INT_INH_
3
INT_INH_
2
INT_INH_
0
 
MISO
SPI_G
WU_G
CAN_G
LIN_G
IO_G
VPRE
_G
VCORE
_G
VOTHERS_
G
RES
ERVED
RES
ERVED
RES
ERVED
INT_INH_
5
INT_INH_
4
INT_INH_
3
INT_INH_
2
INT_INH_
0
Table 30. INIT_INH_INT register description
Read
bit15
bit14
bit13
bit12
bit11
bit10
bit9
bit8
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
MOSI
0
0
0
0
1
0
1
0
0
0
0
0
0
0
0
0
 
MISO
SPI_G
WU_G
CAN_G
LIN_G
IO_G
VPRE
_G
VCORE
_G
VOTHERS_
G
RES
ERVED
RES
ERVED
RES
ERVED
INT_INH_
5
INT_INH_
4
INT_INH_
3
INT_INH_
2
INT_INH_
0
Description
Inhibit the interrupt pulse for IO_5 (masked in IO_G)
0
INT not masked
1
INT masked
INT_INH_5
Reset condition Power on reset
Description
Inhibit the interrupt pulse for IO_4 (masked in IO_G)
0
INT not masked
1
INT masked
INT_INH_4
Reset condition Power on reset
Description
Inhibit the interrupt pulse for IO_3 (masked in IO_G)
0
INT not masked
1
INT masked
INT_INH_3
Reset condition Power on reset
Description
Inhibit the interrupt pulse for IO_2 (masked in IO_G)
0
INT not masked
1
INT masked
INT_INH_2
Reset condition Power on reset
Description
Inhibit the interrupt pulse for IO_0 (masked in IO_G)
0
INT not masked
1
INT masked
INT_INH_0
Reset condition Power on reset
Table 31. INIT IO_WU2 description and configuration of the bits (default value in bold)
FS6500-FS4500-ASILD
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 8 — 5 August 2024
Document feedback
93 / 153



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com