Electronic Components Datasheet Search
  English  ▼

X  

PM5313 Datasheet(PDF) 57 Page - PMC-Sierra, Inc

Part # PM5313
Description  SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5313 Datasheet(HTML) 57 Page - PMC-Sierra, Inc

Back Button PM5313 Datasheet HTML 53Page - PMC-Sierra, Inc PM5313 Datasheet HTML 54Page - PMC-Sierra, Inc PM5313 Datasheet HTML 55Page - PMC-Sierra, Inc PM5313 Datasheet HTML 56Page - PMC-Sierra, Inc PM5313 Datasheet HTML 57Page - PMC-Sierra, Inc PM5313 Datasheet HTML 58Page - PMC-Sierra, Inc PM5313 Datasheet HTML 59Page - PMC-Sierra, Inc PM5313 Datasheet HTML 60Page - PMC-Sierra, Inc PM5313 Datasheet HTML 61Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 646 page
background image
PRODUCTION
PMC-Sierra, Inc.
PM5313 SPECTRA-622
DATASHEET
PMC-1981162
ISSUE 6
SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S
PROPRIETARY AND CONFIDENTIAL
25
Pin Name
Type
Pin
No.
Function
SD
PECL
Input
U2
The receive signal detect PECL input (SD)
indicates the presence of valid receive signal power
from the Optical Physical Medium Dependent
Device. A PECL logic high indicates the presence of
valid data. A PECL logic low indicates a loss of
signal.
In clock recovery mode, when SD is low, the
receive serial data is forced to all zeros and the
phase locked loop switches to the reference clock
(REFCLK+/-) to keep the recovered clock in range.
These inputs must be DC coupled. Please refer to
the Operation section for a discussion of PECL
interfacing issues.
TXD+
TXD-
PECL
Output
P2
P1
The transmit differential data outputs (TXD+/-)
contain the STS-12 (STM-4) 622.08 Mbit/s NRZ
encode bit serial transmit stream. The TXD+/-
outputs are driven using the synthesized clock from
the CSU or the recovery clock from the CRU when
loop timing is enabled. Loop timing is enabled by
setting the LOOPT bit in the SPECTRA-622 Line
Configuration #1 register to logic one. The
TC1J1V1/TFPO output may be used to identify the
frame alignment on TXD+/-. It will rising 15 bits (+/-
3 bits) before the first byte of the SPE.
Please refer to the Operation section for a
discussion of PECL interfacing issues.
SCPO[1]
SCPO[0]
Tristate
Output
E4
D2
The status and control port outputs (SCPO[1:0])
provides two drive points for controlling auxiliary
devices. The signal levels on these outputs
correspond to the bit values contained in the
SPECTRA-622 Serial Control Port Status and
Control register.
SCPO[1:0] can be tristate using the SCPO_TS bit
in the SPECTRA-622 Serial Control Port Status and
Control register. On reset, these outputs will be
tristate by default.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com