Electronic Components Datasheet Search
  English  ▼

X  

PM5313 Datasheet(PDF) 69 Page - PMC-Sierra, Inc

Part # PM5313
Description  SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5313 Datasheet(HTML) 69 Page - PMC-Sierra, Inc

Back Button PM5313 Datasheet HTML 65Page - PMC-Sierra, Inc PM5313 Datasheet HTML 66Page - PMC-Sierra, Inc PM5313 Datasheet HTML 67Page - PMC-Sierra, Inc PM5313 Datasheet HTML 68Page - PMC-Sierra, Inc PM5313 Datasheet HTML 69Page - PMC-Sierra, Inc PM5313 Datasheet HTML 70Page - PMC-Sierra, Inc PM5313 Datasheet HTML 71Page - PMC-Sierra, Inc PM5313 Datasheet HTML 72Page - PMC-Sierra, Inc PM5313 Datasheet HTML 73Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 646 page
background image
PRODUCTION
PMC-Sierra, Inc.
PM5313 SPECTRA-622
DATASHEET
PMC-1981162
ISSUE 6
SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S
PROPRIETARY AND CONFIDENTIAL
37
Pin Name
Type
Pin
No.
Function
LRDI/
Output
A18
The line remote defect indication (LRDI) signal is
active when the ring control port is disabled. LRDI
is set high when line RDI is detected in the
incoming stream. LRDI is declared when the 110
binary pattern is detected in bits 6, 7, and 8 of the
K2 byte for three or five consecutive frames. LRDI
is removed when any pattern other than 110 is
detected in bits 6, 7, and 8 of the K2 byte for three
or five consecutive frames. The selection of 3 or 5
consecutive frames is controlled by the LRDIDET
bit in the RLOP Control and Status register.
LRDI is updated on the rising edge of RCLK.
RRCPCLK
The receive ring control port clock (RRCPCLK)
signal provides timing for the receive ring control
port when the ring control port is enabled.
RRCPCLK is nominally a 3.24 MHz, 50% duty cycle
clock and can be connected directly to the
TRCPCLK input of a mate SPECTRA-622 in ring-
based add-drop multiplexer applications.
RRCPFP and RRCPDAT are updated on the falling
edge of RRCPCLK.
The enabling and disabling of the ring control port is
controlled by the RCPEN bit in the SPECTRA-622
Ring Control register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com