Electronic Components Datasheet Search
  English  ▼

X  

PM7375-SC Datasheet(PDF) 28 Page - PMC-Sierra, Inc

Part # PM7375-SC
Description  LOCAL ATM SAR & PHYSICAL LAYER
PDF  430 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7375-SC Datasheet(HTML) 28 Page - PMC-Sierra, Inc

Back Button PM7375-SC Datasheet HTML 24Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 25Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 26Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 27Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 28Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 29Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 30Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 31Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 32Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 430 page
background image
PM7375 LASAR-155
DATA SHEET
PMC-931127
ISSUE 6
LOCAL ATM SAR & PHYSICAL LAYER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
12
8
PIN DESCRIPTION (TOTAL 208)
8.1
Line Side Interface Signals (24)
Pin
Name
Type
Pin
No.
Feature
RXD+
RXD-
PECL
Input
136
137
The receive differential data inputs (RXD+, RXD-)
contain the 155.52 Mbit/s receive STS-3c (STM-1)
stream or the 51.84 Mbit/s receive STS-1 stream.
RXD+/- are sampled on the rising edge of RRCLK+/-
when clock recovery is disabled (the falling edge may
be used by reversing RRCLK+/-), otherwise the
receive clocks are recovered from the RXD+/- bit
stream. RXD+/- is expected to be NRZ encoded.
RRCLK+
RRCLK-
PECL
Input
142
143
The receive differential reference clock inputs
(RRCLK+, RRCLK-) contain a jitter-free 19.44 MHz or
6.48 MHz reference clock when clock recovery is
enabled. When clock recovery is bypassed, RRCLK+/-
is nominally a 155.52 MHz or 51.84 MHz, 50% duty
cycle clock and provide timing for the LASAR-155
receive functions. In this case, RXD+/- is sampled on
the rising edge of RRCLK+/-.
Clock recovery bypass is selectable using the RBYP
bit in the LASAR-155 Master Configuration register.
ALOS+
ALOS-
PECL
Input
138
139
The analog loss of signal (ALOS+/-) differential inputs
are used to indicate a loss of receive signal power.
When ALOS+/- is asserted, the data on the receive
data (RXD+/-) pin will be squelched and the phase
locked loop shall switch to the reference clock
(RRCLK+/-) to keep the recovered clock in range.
These inputs must be DC coupled.
LF+,
LF-,
LFO
Analog
149
148
147
Passive components connected to the recovery loop
filter (LF+, LF- and LFO) pins determine the dynamics
of the clock recovery unit. Refer to the Operation
section for details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com