Electronic Components Datasheet Search
  English  ▼

X  

C8051F360 Datasheet(PDF) 128 Page - Silicon Laboratories

Part # C8051F360
Description  Mixed Signal ISP Flash MCU Family
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

C8051F360 Datasheet(HTML) 128 Page - Silicon Laboratories

Back Button C8051F360 Datasheet HTML 124Page - Silicon Laboratories C8051F360 Datasheet HTML 125Page - Silicon Laboratories C8051F360 Datasheet HTML 126Page - Silicon Laboratories C8051F360 Datasheet HTML 127Page - Silicon Laboratories C8051F360 Datasheet HTML 128Page - Silicon Laboratories C8051F360 Datasheet HTML 129Page - Silicon Laboratories C8051F360 Datasheet HTML 130Page - Silicon Laboratories C8051F360 Datasheet HTML 131Page - Silicon Laboratories C8051F360 Datasheet HTML 132Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 288 page
background image
C8051F360/1/2/3/4/5/6/7/8/9
128
Rev. 1.0
12. Reset Sources
Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this
reset state, the following occur:
•
CIP-51 halts program execution
•
Special Function Registers (SFRs) are initialized to their defined reset values
•
External Port pins are forced to a known state
•
Interrupts and timers are disabled.
All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal
data memory are unaffected during a reset; any previously stored data is preserved. However, since the
stack pointer SFR is reset, the stack is effectively lost, even though the data on the stack is not altered.
The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled dur-
ing and after the reset. For VDD Monitor and power-on resets, the RST pin is driven low until the device
exits the reset state.
On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the inter-
nal oscillator. Refer to Section “16. Oscillators” on page 169 for information on selecting and configuring
the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock
source (Section “22.3. Watchdog Timer Mode” on page 272 details the use of the Watchdog Timer). Pro-
gram execution begins at location 0x0000.
PCA
WDT
Missing
Clock
Detector
(one-
shot)
(Software Reset)
System Reset
Reset
Funnel
Px.x
Px.x
EN
SWRSF
System
Clock
CIP-51
Microcontroller
Core
Extended Interrupt
Handler
EN
Errant
FLASH
Operation
/RST
(wired-OR)
Power On
Reset
'0'
+
-
Comparator 0
C0RSEF
VDD
+
-
Supply
Monitor
Enable
Figure 12.1. Reset Sources



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com