Electronic Components Datasheet Search
  English  ▼

X  

C8051F360 Datasheet(PDF) 180 Page - Silicon Laboratories

Part # C8051F360
Description  Mixed Signal ISP Flash MCU Family
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

C8051F360 Datasheet(HTML) 180 Page - Silicon Laboratories

Back Button C8051F360 Datasheet HTML 176Page - Silicon Laboratories C8051F360 Datasheet HTML 177Page - Silicon Laboratories C8051F360 Datasheet HTML 178Page - Silicon Laboratories C8051F360 Datasheet HTML 179Page - Silicon Laboratories C8051F360 Datasheet HTML 180Page - Silicon Laboratories C8051F360 Datasheet HTML 181Page - Silicon Laboratories C8051F360 Datasheet HTML 182Page - Silicon Laboratories C8051F360 Datasheet HTML 183Page - Silicon Laboratories C8051F360 Datasheet HTML 184Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 288 page
background image
C8051F360/1/2/3/4/5/6/7/8/9
180
Rev. 1.0
To shut down the PLL, the system clock should be switched to the internal oscillator or a stable external
clock source, using the CLKSEL register. Next, disable the PLL by setting PLLEN (PLL0CN.1) to ‘0’.
Finally, the PLL can be powered off, by setting PLLPWR (PLL0CN.0) to ‘0’. Note that the PLLEN and PLL-
PWR bits can be cleared at the same time.
SFR Definition 16.6. PLL0CN: PLL Control
Bits 7–5: UNUSED. Read = 000b. Write = don’t care.
Bit 4:
PLLLCK: PLL Lock Flag.
0: PLL Frequency is not locked.
1: PLL Frequency is locked.
Bit 3:
RESERVED. Read = 0b. Must Write 0b.
Bit 2:
PLLSRC: PLL Reference Clock Source Select Bit.
0: PLL Reference Clock Source is Internal Oscillator.
1: PLL Reference Clock Source is External Oscillator.
Bit 1:
PLLEN: PLL Enable Bit.
0: PLL is held in reset.
1: PLL is enabled. PLLPWR must be ‘1’.
Bit 0:
PLLPWR: PLL Power Enable.
0: PLL bias generator is de-activated. No static power is consumed.
1: PLL bias generator is active. Must be set for PLL to operate.
SFR Page:
SFR Address:
F
0xB3
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
Reset Value
–
–
–
PLLLCK
Reserved
PLLSRC
PLLEN
PLLPWR 00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
SFR Definition 16.7. PLL0DIV: PLL Pre-divider
Bits 7–5: UNUSED. Read = 000b. Write = don’t care.
Bits 4–0: PLLM4–0: PLL Reference Clock Pre-divider.
These bits select the pre-divide value of the PLL reference clock. When set to any non-zero
value, the reference clock will be divided by the value in PLLM4–0. When set to ‘00000b’,
the reference clock will be divided by 32.
SFR Page:
SFR Address:
F
0xA9
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
–
–
–
PLLM4
PLLM3
PLLM2
PLLM1
PLLM0
00000001
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com