Electronic Components Datasheet Search
  English  ▼

X  

WM8991 Datasheet(PDF) 92 Page - Wolfson Microelectronics plc

Part # WM8991
Description  Mobile Multimedia CODEC with Dual-Mode Class AB/D Speaker Driver
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8991 Datasheet(HTML) 92 Page - Wolfson Microelectronics plc

Back Button WM8991 Datasheet HTML 88Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 89Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 90Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 91Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 92Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 93Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 94Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 95Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 96Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 174 page
background image
WM8991
Pre-Production
w
PP, May 2008, Rev 3.1
92
PLL LOCK OUTPUT
An internal signal used to indicate the lock status of the PLL can be output to a GPIO pin or used to
trigger an Interrupt event. The polarity of the PLL Lock indication may be controlled by register bit
PLL_LCK_POL. Note that this polarity inversion bit applies to the Interrupt register behaviour only; it
does not affect the direct GPIO output of the PLL Lock function. The associated interrupt event may
be masked or enabled by register bit PLL_LCK_IRQ_ENA. The PLL Lock status bit in the IRQ
Register (R18) may be read at any time or else in response to an Interrupt event. See Table 55 for
more details of the Interrupt function.
If direct output of the PLL Lock status bit is required to the external pins of the WM8991, the following
register settings are required:
•
ALRCGPIO1 = 1 (only required if using GPIO1)
•
MCLK_SRC = 0 (only required if using GPIO2)
•
AIF_SEL = 0 (only required if using GPIO3, GPIO4 or GPIO5)
•
ALRCGPIO6 = 0 (only required if using GPIO6)
•
AIF_TRIS = 0
•
GPIOn_SEL = 0100 for the selected PLL Lock status output pin
•
GPIOn_PU = 0 for the selected PLL Lock status output pin
•
GPIOn_PD = 0 for the selected PLL Lock status output pin
The register fields used to configure the PLL Lock GPIO function are described in Table 53.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R23 (17h)
8
PLL_LCK_POL
(rw)
0b
PLL Lock polarity
0 = Non-inverted
1 = Inverted
R22 (16h)
8
PLL_LCK_IRQ_
ENA
0b
PLL Lock IRQ Enable
0 = disabled
1 = enabled
Table 53 PLL Lock GPIO Control
The PLL Lock function operates according to the following truth table:
LABEL
VALUE
DESCRIPTION
PLL Lock output
0
PLL not Locked
PLL Lock output
1
PLL Locked
Table 54 Truth Table for GPIO Output of PLL Lock Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com