| Electronic Components Datasheet Search |
|
LAN9313 Datasheet(PDF) 113 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LAN9313 Datasheet(HTML) 113 Page - SMSC Corporation |
|
113 / 398 page ![]() Three Port 10/100 Managed Ethernet Switch with MII Datasheet SMSC LAN9313/LAN9313i 113 Revision 1.2 (04-08-08) DATASHEET 8.2.4 EEPROM Loader The EEPROM Loader interfaces to the I2C/Microwire EEPROM controller, the PHYs, and to the system CSRs (via the Register Access MUX). All system CSRs are accessible to the EEPROM Loader. The EEPROM Loader runs upon a pin reset (nRST), power-on reset (POR), digital reset (DIGITAL_RST bit in the Reset Control Register (RESET_CTL)), or upon the issuance of a RELOAD command via the EEPROM Command Register (E2P_CMD). Refer to Section 4.2, "Resets," on page 41 for additional information on the LAN9313/LAN9313i resets. The EEPROM contents must be loaded in a specific format for use with the EEPROM Loader. An overview of the EEPROM content format is shown in Table 8.7. Each section of EEPROM contents is discussed in detail in the following sections. 8.2.4.1 EEPROM Loader Operation Upon a pin reset (nRST), power-on reset (POR), digital reset (DIGITAL_RST bit in the Reset Control Register (RESET_CTL)), or upon the issuance of a RELOAD command via the EEPROM Command Register (E2P_CMD), the EPC_BUSY bit in the EEPROM Command Register (E2P_CMD) will be set. While the EEPROM Loader is active, the READY bit of the Hardware Configuration Register (HW_CFG) is cleared and no writes to the LAN9313/LAN9313i should be attempted. The operational flow of the EEPROM Loader can be seen in Figure 8.14. Table 8.7 EEPROM Contents Format Overview EEPROM ADDRESS DESCRIPTION VALUE 0 EEPROM Valid Flag A5h 1 MAC Address Low Word [7:0] 1st Byte on the Network 2 MAC Address Low Word [15:8] 2nd Byte on the Network 3 MAC Address Low Word [23:16] 3rd Byte on the Network 4 MAC Address Low Word [31:24] 4th Byte on the Network 5 MAC Address High Word [7:0] 5th Byte on the Network 6 MAC Address High Word [15:8] 6th Byte on the Network 7 Configuration Strap Values Valid Flag A5h 8 - 11 Configuration Strap Values See Table 8.8 12 Burst Sequence Valid Flag A5h 13 Number of Bursts See Section 8.2.4.5, "Register Data" 14 and above Burst Data See Section 8.2.4.5, "Register Data" |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |