Electronic Components Datasheet Search
  English  ▼

X  

C167CS Datasheet(PDF) 354 Page - Infineon Technologies AG

Part # C167CS
Description  16-Bit Single-Chip Microcontroller
PDF  517 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C167CS Datasheet(HTML) 354 Page - Infineon Technologies AG

Back Button C167CS Datasheet HTML 350Page - Infineon Technologies AG C167CS Datasheet HTML 351Page - Infineon Technologies AG C167CS Datasheet HTML 352Page - Infineon Technologies AG C167CS Datasheet HTML 353Page - Infineon Technologies AG C167CS Datasheet HTML 354Page - Infineon Technologies AG C167CS Datasheet HTML 355Page - Infineon Technologies AG C167CS Datasheet HTML 356Page - Infineon Technologies AG C167CS Datasheet HTML 357Page - Infineon Technologies AG C167CS Datasheet HTML 358Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 354 / 517 page
background image
C167CS
Derivatives
The Pulse Width Modulation Module
User’s Manual
17-13
V2.0, 2000-07
PWM Control Register PWMCON1
Register PWMCON1 controls the operating modes and the outputs of the four PWM
channels. The basic operating mode for each channel (standard = edge aligned, or
symmetrical = center aligned PWM mode) is selected by the mode bits PMx. Burst mode
(channels 0 and 1) and single shot mode (channel 2 or 3) are selected by separate
control bits. The output signal of each PWM channel is individually enabled by bit PENx.
If the output is not enabled the respective pin can be used for general purpose IO and
the PWM channel can only be used to generate an interrupt request.
PWMCON1
PWM Control Register 1
SFR (FF32H/99H)
Reset Value: 0000H
15
14
13
12
11
10
9876
543210
PS3 PS2
-
PB
01
----
PM3 PM2 PM1 PM0 PEN
3
PEN
2
PEN
1
PEN
0
rw
rw
-
rw
-
-
-
-
rw
rw
rw
rw
rw
rw
rw
rw
Bit
Function
PENx
PWM Channel x Output Enable Bit
0:
Channel x output signal disabled, generate interrupt only
1:
Channel x output signal enabled
PMx
PWM Channel x Mode Control Bit
0:
Channel x operates in mode 0, i.e. edge aligned PWM
1:
Channel x operates in mode 1, i.e. center aligned PWM
PB01
PWM Channel 0/1 Burst Mode Control Bit
0:
Channel 0 and channel 1 work independently in their respective
standard mode
1:
Outputs of channels 0 and 1 are ANDed to POUT0 in burst mode
PSx
PWM Channel x Single Shot Mode Control Bit
0:
Channel x works in respective standard mode
1:
Channel x operates in single shot mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com