| Electronic Components Datasheet Search |
|
C167CS Datasheet(PDF) 201 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
C167CS Datasheet(HTML) 201 Page - Infineon Technologies AG |
|
201 / 517 page ![]() C167CS Derivatives The External Bus Interface User’s Manual 9-13 V2.0, 2000-07 ALE Length Control The length of the ALE signal and the address hold time after its falling edge are controlled by the ALECTLx bits in the BUSCON registers. When bit ALECTL is set to ‘1’, external bus cycles accessing the respective address window will have their ALE signal prolonged by half a CPU clock (1 TCL). Also the address hold time after the falling edge of ALE (on a multiplexed bus) will be prolonged by half a CPU clock, so the data transfer within a bus cycle refers to the same CLKOUT edges as usual (i.e. the data transfer is delayed by one CPU clock). This allows more time for the address to be latched. Note: ALECTL0 is ‘1’ after reset to select the slowest possible bus cycle, the other ALECTLx are ‘0’ after reset. Figure 9-6 ALE Length Control Setup (P0) WR BUS Address Data (P0) BUS RD (P4) ALE Segment Normal Multiplexed Bus Cycle Address Address Data/Instr. Address Data MCD02235 Lengthened Multiplexed Bus Cycle Address Address Hold Data/Instr. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |