Electronic Components Datasheet Search
  English  ▼

X  

LX256VCF2085 Datasheet(PDF) 45 Page - Lattice Semiconductor

Part # LX256VCF2085
Description  High Performance Interfacing and Switching
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LX256VCF2085 Datasheet(HTML) 45 Page - Lattice Semiconductor

Back Button LX256VCF2085 Datasheet HTML 41Page - Lattice Semiconductor LX256VCF2085 Datasheet HTML 42Page - Lattice Semiconductor LX256VCF2085 Datasheet HTML 43Page - Lattice Semiconductor LX256VCF2085 Datasheet HTML 44Page - Lattice Semiconductor LX256VCF2085 Datasheet HTML 45Page - Lattice Semiconductor LX256VCF2085 Datasheet HTML 46Page - Lattice Semiconductor LX256VCF2085 Datasheet HTML 47Page - Lattice Semiconductor LX256VCF2085 Datasheet HTML 48Page - Lattice Semiconductor LX256VCF2085 Datasheet HTML 49Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 72 page
background image
Lattice Semiconductor
ispGDX2 Family Data Sheet
45
sysCLOCK PLL Timing
Over Recommended Operating Conditions
Symbol
Parameter
Conditions
Min
Max
Units
tPWH
Input clock, high time
80% to 80%
0.5
—
ns
tPWL
Input clock, low time
20% to 20%
0.5
—
ns
tR, tF
Input Clock, rise and fall time
20% to 80%
—
3.0
ns
tINSTB
Input clock stability, cycle to cycle (peak)
—
+/- 300
ps
fMDIVIN
M Divider input, frequency range
10
320
MHz
fMDIVOUT
M Divider output, frequency range
10
320
MHz
fNDIVIN
N Divider input, frequency range
10
320
MHz
fNDIVOUT
N Divider output, frequency range
10
320
MHz
fVDIVIN
V Divider input, frequency range
100
400
MHz
fVDIVOUT
V Divider output, frequency range
10
320
MHz
tOUTDUTY
Output clock, duty cycle
40
60
%
tJIT(CC)
Output clock, cycle to cycle jitter (peak)
Clean reference
1:
10 MHz ≤ fMDIVOUT ≤ 40 MHz or
100 MHz ≤ fVDIVIN ≤ 160 MHz
—
+/- 600
ps
Clean reference
1:
40 MHz ≤ fMDIVOUT ≤ 320 MHz and
160 MHz ≤ fVDIVIN ≤ 400 MHz
—
+/- 150
ps
TJIT(PERIOD)
2
Output clock, period jitter (peak)
Clean reference
1:
10 MHz ≤ fMDIVOUT ≤ 40 MHz or
100 MHz ≤ fVDIVIN ≤ 160 MHz
—
+/- 600
ps
Clean reference
1:
40 MHz ≤ fMDIVOUT ≤ 320 MHz and
160 MHz ≤ fVDIVIN ≤ 400 MHz
—
+/- 150
ps
tCLK_OUT_DLY Input clock to CLK_OUT delay
Internal feedback
—
3.4
ns
tPHASE
Input clock to external feedback delta
External feedback
—
500
ps
tLOCK
Time to acquire phase lock after input stable
—
25
us
tPLL_DELAY
Delay increment (Lead/Lag)
Typical = +/- 250ps
+/- 120 +/- 550
ps
tRANGE
Total output delay range (lead/lag)
+/- 0.84 +/- 3.85
ns
tPLL_RSTW
Minimum reset pulse width
1.8
—
ns
1. This condition assures that the output phase jitter will remain within specification. Jitter specification is based on optimized M, N and V set-
tings determined by the ispLEVER software.
2. Accumulated jitter measured over 10,000 waveform samples



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com