LX256VCF2085 datasheet(55/72 Pages) LATTICE

55 / 72 page

Lattice Semiconductor

ispGDX2 Family Data Sheet

GND

BK7_IO6

31P

HSI1B_CDRRSTb

FIFO3_FIFORSTb

BK7_IO7/PLL_LOCK2

31N

FIFO3_FULL

GOE1

1. The signals in this column route to/from the assigned pins of the associated I/O cell.

2. The signals in this column use the I/O cell. If a receiver signal is present in the I/O cell, the associated pin is available for output only. When

transmit data (TXD) is present in the cell, the associated pin is available for input only.

3. The DOUT outputs are routed to GRP through the input register of the cell and the DIN inputs are routed direct from the associated pins in

FIFO only mode. In SERDES with FIFO mode, the FULL and EMPTY ﬂags are routed to the associated pins through the output MUX and

the pins.

4. If the Source Synchronous Receiver is used in the HSI Block, this pin is unavailable for another use and must be left unconnected.

5. The SYDT signal has two routing options. If direct output through the dedicated pin is used, the I/O cell (the whole HSI Block) is not avail-

able for transmitter. The SYDT in the I/O Cell column is routed to the GRP through the input register of the cell and frees the I/O cell for

transmitter.

6. FIFO_STRDb ﬂag output is used in SERDES with FIFO Mode only.

7. sysHSI Source Synchronous Receive Mode is not available for channel 1A.

ispGDX2-64 Logic Signal Connections (Continued)

Signal Name

sysIO

Bank

LVDS

Pair/Polarity

GDX

Block

MRB

SERDES Mode

I/O Pin

SERDES Mode

I/O Cell

FIFO Mode I/O

Cell/Pin

100

fpBGA

LX256VCF2085 Datasheet(PDF) 55 Page - Lattice Semiconductor

LX256VCF2085 Datasheet(HTML) 55 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL