Electronic Components Datasheet Search
  English  ▼

X  

38D2 Datasheet(PDF) 131 Page - Renesas Technology Corp

Part # 38D2
Description  SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

38D2 Datasheet(HTML) 131 Page - Renesas Technology Corp

Back Button 38D2 Datasheet HTML 127Page - Renesas Technology Corp 38D2 Datasheet HTML 128Page - Renesas Technology Corp 38D2 Datasheet HTML 129Page - Renesas Technology Corp 38D2 Datasheet HTML 130Page - Renesas Technology Corp 38D2 Datasheet HTML 131Page - Renesas Technology Corp 38D2 Datasheet HTML 132Page - Renesas Technology Corp 38D2 Datasheet HTML 133Page - Renesas Technology Corp 38D2 Datasheet HTML 134Page - Renesas Technology Corp 38D2 Datasheet HTML 135Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 136 page
background image
Rev.3.02
Apr 10, 2008
Page 131 of 131
REJ03B0177-0302
38D2 Group
During CPU rewrite mode, set the system clock
φ 4.0 MHz or
less using the main clock division ratio selection bits (bits 6 and
7 of address 003B16).
2. Prohibited Instructions
The instructions which refer to the internal data of the flash
memory cannot be used during the CPU rewrite mode.
3. Interrupts
The interrupts cannot be used during the CPU rewrite mode
because they refer to the internal data of the flash memory.
4. Watchdog Timer
In case of the watchdog timer has been running already, the
internal reset generated by watchdog timer underflow does not
happen, because of watchdog timer is always clearing during
program or erase operation.
5. Reset
Reset is always valid. In case of CNVSS = “H” when reset is
released, boot mode is active. So the program starts from the
address contained in address FFFC16 and FFFD16 in boot ROM
area.
CNVSS Pin
The CNVSS pin determines the flash memory mode.
Connect the CNVSS pin the shortest possible to the GND pattern
which is supplied to the VSS pin of the microcomputer.
In addition connecting an approximately 5 k
Ω. resistor in series
to the GND could improve noise immunity. In this case as well as
the above mention, connect the pin the shortest possible to the
GND pattern which is supplied to the VSS pin of the
microcomputer.
Note. When the boot mode or the standard serial I/O mode is used, a
switch of the input level to the CNVSS pin is required.
Fig. 109 Wiring for CNVSS pin
The shortest
CNVSS
VSS
Approx. 5k
Ω
The shortest
(1)
(1)
Note 1: It shows the microcomputer’s pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com