Electronic Components Datasheet Search
  English  ▼

X  

HD6433644R Datasheet(PDF) 321 Page - Renesas Technology Corp

Part # HD6433644R
Description  8-Bit Single-Chip Microcomputer
PDF  549 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6433644R Datasheet(HTML) 321 Page - Renesas Technology Corp

Back Button HD6433644R Datasheet HTML 317Page - Renesas Technology Corp HD6433644R Datasheet HTML 318Page - Renesas Technology Corp HD6433644R Datasheet HTML 319Page - Renesas Technology Corp HD6433644R Datasheet HTML 320Page - Renesas Technology Corp HD6433644R Datasheet HTML 321Page - Renesas Technology Corp HD6433644R Datasheet HTML 322Page - Renesas Technology Corp HD6433644R Datasheet HTML 323Page - Renesas Technology Corp HD6433644R Datasheet HTML 324Page - Renesas Technology Corp HD6433644R Datasheet HTML 325Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 321 / 549 page
background image
Section 10 Serial Communication Interface
Rev. 6.00 Sep 12, 2006 page 301 of 526
REJ09B0326-0600
Bit 6
Receive Data Register Full (RDRF): Bit 6 indicates that received data is stored in RDR.
Bit 6: RDRF
Description
0
There is no receive data in RDR
(initial value)
Clearing conditions:
• After reading RDRF = 1, cleared by writing 0 to RDRF
• When RDR data is read by an instruction
1
There is receive data in RDR
Setting condition:
When reception ends normally and receive data is transferred from RSR to
RDR
Note: If an error is detected in the receive data, or if the RE bit in SCR3 has been cleared to 0,
RDR and bit RDRF are not affected and retain their previous state.
Note that if data reception is completed while bit RDRF is still set to 1, an overrun error
(OER) will result and the receive data will be lost.
Bit 5
Overrun Error (OER): Bit 5 indicates that an overrun error has occurred during
reception.
Bit 5: OER
Description
0
Reception in progress or completed*
1
(initial value)
Clearing condition:
After reading OER = 1, cleared by writing 0 to OER
1
An overrun error has occurred during reception*
2
Setting condition:
When reception is completed with RDRF set to 1
Notes: 1. When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its previous
state.
2. RDR retains the receive data it held before the overrun error occurred, and data
received after the error is lost. Reception cannot be continued with bit OER set to 1,
and in synchronous mode, transmission cannot be continued either.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com