Electronic Components Datasheet Search
  English  ▼

X  

HD6433644R Datasheet(PDF) 323 Page - Renesas Technology Corp

Part # HD6433644R
Description  8-Bit Single-Chip Microcomputer
PDF  549 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6433644R Datasheet(HTML) 323 Page - Renesas Technology Corp

Back Button HD6433644R Datasheet HTML 319Page - Renesas Technology Corp HD6433644R Datasheet HTML 320Page - Renesas Technology Corp HD6433644R Datasheet HTML 321Page - Renesas Technology Corp HD6433644R Datasheet HTML 322Page - Renesas Technology Corp HD6433644R Datasheet HTML 323Page - Renesas Technology Corp HD6433644R Datasheet HTML 324Page - Renesas Technology Corp HD6433644R Datasheet HTML 325Page - Renesas Technology Corp HD6433644R Datasheet HTML 326Page - Renesas Technology Corp HD6433644R Datasheet HTML 327Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 323 / 549 page
background image
Section 10 Serial Communication Interface
Rev. 6.00 Sep 12, 2006 page 303 of 526
REJ09B0326-0600
Bit 2
Transmit End (TEND): Bit 2 indicates that bit TDRE is set to 1 when the last bit of a
transmit character is sent.
Bit 2 is a read-only bit and cannot be modified.
Bit 2: TEND
Description
0
Transmission in progress
Clearing conditions:
• After reading TDRE = 1, cleared by writing 0 to TDRE
• When data is written to TDR by an instruction
1
Transmission ended
(initial value)
Setting conditions:
• When bit TE in SCR3 is cleared to 0
• When bit TDRE is set to 1 when the last bit of a transmit character is sent
Bit 1
Multiprocessor Bit Receive (MPBR): Bit 1 stores the multiprocessor bit in a receive
character during multiprocessor format reception in asynchronous mode.
Bit 1 is a read-only bit and cannot be modified.
Bit 1: MPBR
Description
0
Data in which the multiprocessor bit is 0 has been received*
(initial value)
1
Data in which the multiprocessor bit is 1 has been received
Note:
* When bit RE is cleared to 0 in SCR3 with the multiprocessor format, bit MPBR is not
affected and retains its previous state.
Bit 0
Multiprocessor Bit Transfer (MPBT): Bit 0 stores the multiprocessor bit added to
transmit data when transmitting in asynchronous mode. The bit MPBT setting is invalid when
synchronous mode is selected, when the multiprocessor communication function is disabled, and
when not transmitting.
Bit 0: MPBT
Description
0
A 0 multiprocessor bit is transmitted
(initial value)
1
A 1 multiprocessor bit is transmitted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com