Electronic Components Datasheet Search
  English  ▼

X  

SH7021 Datasheet(PDF) 345 Page - Renesas Technology Corp

Part # SH7021
Description  SuperH??RISC engine
PDF  509 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7021 Datasheet(HTML) 345 Page - Renesas Technology Corp

Back Button SH7021 Datasheet HTML 341Page - Renesas Technology Corp SH7021 Datasheet HTML 342Page - Renesas Technology Corp SH7021 Datasheet HTML 343Page - Renesas Technology Corp SH7021 Datasheet HTML 344Page - Renesas Technology Corp SH7021 Datasheet HTML 345Page - Renesas Technology Corp SH7021 Datasheet HTML 346Page - Renesas Technology Corp SH7021 Datasheet HTML 347Page - Renesas Technology Corp SH7021 Datasheet HTML 348Page - Renesas Technology Corp SH7021 Datasheet HTML 349Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 345 / 509 page
background image
RENESAS 329
Table 12.1
Pin Configuration
Pin
Abbreviation
I/O
Function
Watchdog timer overflow
WDTOVF
O
Outputs the counter overflow signal in
the watchdog mode
12.1.4
Register Configuration
Table 12.2 summarizes the three WDT registers. They are used to select the clock, switch the
WDT mode, and control the reset signal.
Table 12.2
WDT Registers
Address
Name
Abbreviation
R/W
Initial Value
Write*1
Read*2
Timer
control/status
register
TCSR
R/(W)*3
H'18
H'5FFFFB8
H'5FFFFB8
Timer counter
TCNT
R/W
H'00
H'5FFFFB9
Reset
control/status
register
RSTCSR
R/(W)*3
H'3F
H'5FFFFBA
H'5FFFFBB
Notes: 1. Write by word transfer. It cannot be written in byte or long word.
2. Read by byte transfer. It cannot be read in word or long word.
3. Only 0 can be written in bit 7 to clear the flag.
12.2
Register Descriptions
12.2.1
Timer Counter (TCNT)
The TCNT is an eight-bit readable and writable upcounter. The TCNT differs from other registers
in that it is more difficult to write. See section 12.2.4, Register Access, for details. When the timer
enable bit (TME) in the timer control/status register (TCSR) is set to 1, the timer counter starts
counting pulses of an internal clock source selected by clock select bits 2–0 (CKS2–CKS0) in the
TCSR. When the value of the TCNT overflows (changes from H'FF–H'00), a watchdog timer
overflow signal (
WDTOVF) or interval timer interrupt (ITI) is generated, depending on the mode
selected in the WT/
IT bit of the TCSR. The TCNT is initialized to H'00 by a reset and when the
TME bit is cleared to 0. It is not initialized in the standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com