 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM3892 Datasheet(PDF) 183 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM3892 Datasheet(HTML) 183 Page - Texas Instruments |
|
|
183 / 299 page  AM3894 AM3892 www.ti.com SPRS681A – OCTOBER 2010 – REVISED MARCH 2011 8.3.3 DDR2/3 Memory Controller Register Descriptions Table 8-26. DDR2/3 Memory Controller Registers DDR0 HEX ADDRESS DDR1 HEX ADDRESS ACRONYM REGISTER NAME 0x4819 8004 0x4819 A004 SDRSTAT SDRAM Status 0x4819 8008 0x4819 A008 SDRCR SDRAM Config 0x4819 8010 0x4819 A010 SDRRCR SDRAM Refresh Control 0x4819 8014 0x4819 A014 SDRRCSR SDRAM Refresh Control Shadow 0x4819 8018 0x4819 A018 SDRTIM1 SDRAM Timing 1 0x4819 801C 0x4819 A01C SDRTIM1SR SDRAM Timing 1 Shadow 0x4819 8020 0x4819 A020 SDRTIM2 SDRAM Timing 2 0x4819 8024 0x4819 A024 SDRTIM2SR SDRAM Timing 2 Shadow 0x4819 8028 0x4819 A028 SDRTIM3 SDRAM Timing 3 0x4819 802C 0x4819 A02C SDRTIM3SR SDRAM Timing 3 Shadow 0x4819 8038 0x4819 A038 PMCR Power Management Control 0x4819 803C 0x4819 A03C PMCSR Power Management Control Shadow 0x4819 8054 0x4819 A054 PBBPR Peripheral Bus Burst Priority 0x4819 80A0 0x4819 A0A0 EOI End of Interrupt 0x4819 80A4 0x4819 A0A4 SOIRSR System OCP Interrupt Raw Status 0x4819 80AC 0x4819 A0AC SOISR System OCP Interrupt Status 0x4819 80B4 0x4819 A0B4 SOIESR System OCP Interrupt Enable Set 0x4819 80BC 0x4819 A0BC SOIECR System OCP Interrupt Enable Clear 0x4819 80C8 0x4819 A0C8 ZQCR SDRAM output Impedance Calibration Config 0x4819 80DC 0x4819 A0DC RWLCR Read-Write Leveling Control 0x4819 80E4 0x4819 A0E4 DDRPHYCR DDR PHY Control 0x4819 80E8 0x4819 A0E8 DDRPHYCSR DDR PHY Control Shadow 8.3.4 DDR2/3 Memory Controller Electrical Data/Timing Section 8.3.1, DDR2 Routing Guidelines and Section 8.3.2, DDR3 Routing Guidelines specify a complete DDR2/3 interface solution for the device. TI has performed the simulation and system characterization to ensure all DDR2/3 interface timings in this solution are met. TI only supports board designs that follow the guidelines outlined in the DDR2 Routing Guidelines and DDR3 Routing Guidelines sections of this data sheet. Copyright © 2010–2011, Texas Instruments Incorporated Peripheral Information and Timings 183 Submit Documentation Feedback Product Folder Link(s): AM3894 AM3892 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
